DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 107

no-image

DSP56303

Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
624
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
These interrupts are maskable via the Host Receive Interrupt Enable bit (HCR[0] = HRIE), the
Host Transmit Interrupt Enable bit (HCR[1] = HTIE), and the Host Command Interrupt Enable
bit (HCR[2] = HCIE), respectively. Receive Data Full and Transmit Data Empty interrupts move
data to/from the HTX and HRX data registers. The DSP interrupt service routine must read or
write the appropriate HI08 data register (HRX or HTX) to clear the interrupt condition.
Host commands allow the host to issue command requests to the DSP by selecting any of 128
DSP interrupt routines for execution. For example, the host may issue a command via the HI08
that sets up and enables a DMA transfer. The DSP56303 processor has reserved interrupt vector
addresses for application-specific service routines. However, this flexibility is independent of the
data transfer mechanisms in the HI08 and allows the host to force execution of any interrupt
handler (for example, SSI, SCI, IRQx, and so on).
To enable Host Command interrupts, the HCR[2] = HCIE bit is set on the DSP side. The host
then uses the Command Vector Register (CVR) to start an interrupt routine. The host sets the
Host Command bit (CVR[7] = HC) to request the command interrupt and the seven Host Vector
bits CVR[6–0] = HV[6–0] to select the interrupt address to be used. When the DSP core
recognizes the host command interrupt, the address of the interrupt taken is 2xHV. For host
command interrupts, the interrupt acknowledge from the DSP56303 program controller clears the
pending interrupt condition.
Freescale Semiconductor
Host command
Transmit data register empty
Receive data register full
X:HCR
X:HSR
15
15
Figure 6-2. HI08 Core Interrupt Operation
HF3
HF1
DSP56303 User’s Manual, Rev. 2
HF2
HF0
HCIE HTIE HRIE HCR
HCP HTDE HRDF HSR
Enable
Status
0
0
DSP Core Interrupts
Receive Data Full
Transmit Data Empty
Host Command
Operation
6-7

Related parts for DSP56303