DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 119

no-image

DSP56303

Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
624
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
6.6.7 Host Transmit (HTX) Register
The HTX register is used in DSP-to-host data transfers. The DSP56303 views it as a 24-bit
write-only register. Its address is X:$FFFFC7. Writing to the HTX register clears the host transfer
data empty bit (HSR[HTDE]) on the DSP side. The contents of the HTX register are transferred
as 24-bit data to the Receive Data Registers (RXH:RXM:RXL) when both HSR[HTDE] and
receive data full (ISR[RXDF]) on the host-side bits are cleared. This transfer operation sets the
ISR[RXDF] and HSR[HTDE] bits. The DSP56303 can set the HCR[HTIE] bit to cause a host
transmit data interrupt when HSR[HTDE] is set. To prevent the previous data from being
overwritten, the DSP56303 should never write to the HTX when HSR[HTDE] is cleared.
Note:
6.6.8 Host Receive (HRX) Register
The HRX register is used in host-to-DSP data transfers. The DSP56303 views it as a 24-bit
read-only register. Its address is X:$FFFFC6. It is loaded with 24-bit data from the transmit data
Freescale Semiconductor
In a single-strobe mode, a DS (data strobe) signal qualifies the access, while a R/W (Read-Write)
signal specifies the direction of the access.
HRW
HDS
HWR
HRD
Data
Data
In dual-strobe mode, separate HRD and HWR signals specify the access as a read or write
access, respectively.
When data is written to a peripheral device, there is a two-cycle pipeline delay until
any status bits affected by this operation are updated. If you read any of the status bits
within the next two cycles, the bit does not reflect its current status. For details, see
Section 5.4.1, Polling, on page 1-3.
Write Cycle
Read Cycle
Figure 6-13. Single-Strobe Mode
Figure 6-14. Dual-Strobe Mode
DSP56303 User’s Manual, Rev. 2
Write Data In
Read Data Out
DSP Core Programming Model
6-19

Related parts for DSP56303