DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 220

no-image

DSP56303

Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
624
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Triple Timer Module
9.4.5 Timer Load Register (TLR)
The TLR is a 24-bit write-only register. In all modes, the counter is preloaded with the TLR value
after the TCSR[TE] bit is set and a first event occurs.
9.4.6 Timer Compare Register (TCPR)
The TCPR is a 24-bit read/write register that contains the value to be compared to the counter
value. These two values are compared every timer clock after TCSR[TE] is set. When the values
match, the timer compare flag bit is set and an interrupt is generated if interrupts are enabled (that
is, the timer compare interrupt enable bit in the TCSR is set). The TCPR is ignored in
measurement modes.
9-28
Mode
10
6
7
9
In timer modes, if the TCSR[TRM] bit is set, the counter is reloaded each time after it
reaches the value contained by the timer compare register and the new event occurs.
In measurement modes, if TCSR[TRM] and TCSR[TE] are set, the counter is reloaded
with the value in the TLR on each appropriate edge of the input signal.
In PWM modes, if TCSR[TRM] is set, the counter is reloaded each time after it overflows
and the new event occurs.
In watchdog modes, if TCSR[TRM] is set, the counter is reloaded each time after it
reaches the value contained by the timer compare register and the new event occurs. In
this mode, the counter is also reloaded whenever the TLR is written with a new value
while TCSR[TE] is set.
In all modes, if TCSR[TRM] is cleared (TRM = 0), the counter operates as a free-running
counter.
Event is captured on the rising
edge of the signal from the TIO
signal.
INV = 0
Table 9-4. Inverter (INV) Bit Operation (Continued)
TIO Programmed as Input
Event is captured on the
falling edge of the signal
from the TIO signal.
DSP56303 User’s Manual, Rev. 2
INV = 1
Pulse generated by
the timer has positive
polarity.
Pulse generated by
the timer has positive
polarity.
Pulse generated by
the timer has positive
polarity.
INV = 0
TIO Programmed as Output
Freescale Semiconductor
Pulse generated by the
timer has negative
polarity.
Pulse generated by the
timer has negative
polarity.
Pulse generated by the
timer has negative
polarity.
INV = 1

Related parts for DSP56303