DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 188

no-image

DSP56303

Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
624
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Serial Communication Interface (SCI)
8.6.4.1 SCI Receive Register (SRX)
Data bits received on the
complete word is received, the data portion of the word is transferred to the byte-wide SRX. This
process converts serial data to parallel data and provides double buffering. Double buffering
promotes flexibility and increased throughput since the programmer can save (and process) the
previous word while the current word is being received.
The SRX can be read at three locations as SRXL, SRXM, and SRXH. When SRXL is read, the
contents of the SRX are placed in the lower byte of the data bus and the remaining bits on the
data bus are read as zeros. Similarly, when SRXM is read, the contents of SRX are placed into the
middle byte of the bus, and when SRXH is read, the contents of SRX are placed into the high
byte with the remaining bits are read as 0s. This way of mapping SRX efficiently packs three
bytes into one 24-bit word by ORing three data bytes read from the three addresses.
The SCR WDS0, WDS1, and WDS2 control bits define the length and format of the serial word.
The SCR receive clock mode (RCM) defines the clock source.
8-20
23
23
23
SCI Transmit Data Shift Register
Note: SRX is the same register decoded at three different addresses.
Note: Bytes are masked on the fly.
STX is the same register decoded at four different addresses.
RXD
SRX
STX
16
16
16
Figure 8-7. SCI Programming Model—Data Registers
15
15
15
RXD
SRX
STX
signal are shifted into the SCI receive shift register. When a
DSP56303 User’s Manual, Rev. 2
(b) Transmit Data Register
8
8
8
(a) Receive Data Register
7
7
7
SCI Receive Data Shift Register
STXA
SRX
STX
0
0
0
SCI Transmit Data Address Register (Write Only)
SCI Receive Data Register High (Read Only)
SCI Receive Data Register Middle (Read Only)
SCI Receive Data Register Low (Read Only)
SCI Transmit Data Register High (Write Only)
SCI Transmit Data Register Middle (Write Only)
SCI Transmit Data Register Low (Write Only)
TXD
Freescale Semiconductor

Related parts for DSP56303