DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 115

no-image

DSP56303

Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
624
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
6.6.4 Host Data Register (HDR)
The HDR register holds the data value of the corresponding bits of the HI08 signals configured as
GPIO signals. The functionality of Dxx depends on the corresponding HDDR bit (that is,
DRxx).The host processor can not access the Host Data Register (HDR)
6.6.5 Host Base Address Register (HBAR)
In multiplexed bus modes, HBAR selects the base address where the host-side registers are
mapped into the host bus address space. The address from the host bus is compared with the base
address as programmed in the Base Address Register. An internal chip select is generated if a
match is found. Figure 6-11 shows how the chip-select logic uses HBAR.
Freescale Semiconductor
1. Defined by the selected configuration.
Bit Number
HDDR
DRxx
D15
15
0
1
15–8
7–0
15
D14
14
—Reserved bit, read as 0, write to 0 for future compatibility.
Read-only bit—The value read is the binary value of
the signal. The corresponding signal is configured as
an input.
Read/write bit— The value written is the value read.
The corresponding signal is configured as an output
and is driven with the data written to Dxx.
14
D13
Figure 6-10. Host Base Address Register (HBAR) (X:$FFFFC5)
Table 6-11. Host Base Address Register (HBAR) Bit Definitions
13
Bit Name
BA[10–3]
13
D12
Figure 6-9. Host Data Register (HDR) (X:$FFFFC8)
12
12
GPIO Signal
Table 6-10. HDR and HDDR Functionality
D11
Reset Value
11
11
$80
0
D10
10
10
DSP56303 User’s Manual, Rev. 2
1
Reserved. Write to 0 for future compatibility.
Base Address
Reflect the base address where the host-side registers are mapped into
the bus address space.
D9
9
9
D8
8
8
BA10 BA9
D7
7
7
HDR
Dxx
Read-only bit—Does not contain significant data.
Read/write bit— The value written is the value read.
D6
6
6
BA8
5
D5
Description
5
BA7
4
Non-GPIO Signal
D4
4
BA6
DSP Core Programming Model
3
D3
3
BA5
2
D2
2
1
BA4
1
D1
1
BA3
0
D0
0
6-15

Related parts for DSP56303