MC9S12Q FREESCALE [Freescale Semiconductor, Inc], MC9S12Q Datasheet - Page 193

no-image

MC9S12Q

Manufacturer Part Number
MC9S12Q
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12Q128
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S12Q128CFU
Manufacturer:
FREESCALE
Quantity:
5
Part Number:
MC9S12Q128CPBE16
Manufacturer:
FREESCAL
Quantity:
372
Part Number:
MC9S12Q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MFUE16
Manufacturer:
MOTOROLA
Quantity:
591
Part Number:
MC9S12Q128MFUE16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S12Q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128VFAE16
Manufacturer:
FREESCALE
Quantity:
2 000
Company:
Part Number:
MC9S12Q128VFAE1H
Quantity:
172
Part Number:
MC9S12Q128VFU16
Manufacturer:
FREESCALE
Quantity:
1 831
7.1.2
There are two main modes of operation: breakpoint mode and debug mode. Each one is mutually exclusive
of the other and selected via a software programmable control bit.
In the breakpoint mode there are two sub-modes of operation:
In debug mode, there are several sub-modes of operation.
7.1.3
Figure 7-1
module in debug mode.
Freescale Semiconductor
— Data associated with event B trigger modes
— Detail report mode stores address and data for all cycles except program (P) and free (f) cycles
— Current instruction address when in profiling mode
— BGND is not considered a change-of-flow (cof) by the debugger
Dual address mode, where a match on either of two addresses will cause the system to enter
background debug mode (BDM) or initiate a software interrupt (SWI).
Full breakpoint mode, where a match on address and data will cause the system to enter
background debug mode (BDM) or initiate a software interrupt (SWI).
Trigger modes
There are many ways to create a logical trigger. The trigger can be used to capture bus information
either starting from the trigger or ending at the trigger. Types of triggers (A and B are registers):
— A only
— A or B
— A then B
— Event only B (data capture)
— A then event only B (data capture)
— A and B, full mode
— A and not B, full mode
— Inside range
— Outside range
Capture modes
There are several capture modes. These determine which bus information is saved and which is
ignored.
— Normal: save change-of-flow program fetches
— Loop1: save change-of-flow program fetches, ignoring duplicates
— Detail: save all bus operations except program and free cycles
— Profile: poll target from external device
is a block diagram of this module in breakpoint mode.
Modes of Operation
Block Diagram
MC9S12Q128
Rev 1.09
Chapter 7 Debug Module (DBGV1) Block Description
Figure 7-2
is a block diagram of this
193

Related parts for MC9S12Q