XC68HC08KH12 Motorola, XC68HC08KH12 Datasheet - Page 108
XC68HC08KH12
Manufacturer Part Number
XC68HC08KH12
Description
MICROCONTROLLER
Manufacturer
Motorola
Datasheet
1.XC68HC08KH12.pdf
(262 pages)
- Current page: 108 of 262
- Download datasheet (3Mb)
Clock Generator Module (CGM)
8.8.2 CGM During Break Interrupts
8.9 Acquisition/Lock Time Specifications
8.9.1 Acquisition/Lock Time Definitions
Advance Information
108
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. (See
Register
To allow software to clear status bits during a break interrupt, write a
logic one to the BCFE bit. If a status bit is cleared during the break state,
it remains cleared when the MCU exits the break state.
To protect the PLLF bit during the break state, write a logic zero to the
BCFE bit. With BCFE at logic zero (its default state), software can read
and write the PLL control register during the break state without affecting
the PLLF bit.
The acquisition and lock times of the PLL are, in many applications, the
most critical PLL design parameters. Proper design and use of the PLL
ensures the highest stability and lowest acquisition/lock times.
Typical control systems refer to the acquisition time or lock time as the
reaction time, within specified tolerances, of the system to a step input.
In a PLL, the step input occurs when the PLL is turned on or when it
suffers a noise hit. The tolerance is usually specified as a percent of the
step input or when the output settles to the desired value plus or minus
a percent of the frequency change. Therefore, the reaction time is
constant in this definition, regardless of the size of the step input. For
example, consider a system with a 5 percent acquisition time tolerance.
If a command instructs the system to change from 0 Hz to 1 MHz, the
acquisition time is the time taken for the frequency to reach
1 MHz 50 kHz. Fifty kHz = 5% of the 1 MHz step input. If the system is
operating at 1 MHz and suffers a –100 kHz noise hit, the acquisition time
is the time taken to return from 900 kHz to 1 MHz 5 kHz.
Five kHz = 5 percent of the 100-kHz step input.
(BFCR).)
Clock Generator Module (CGM)
7.8.3 Break Flag Control
MC68HC(7)08KH12
MOTOROLA
—
Rev. 1.0
Related parts for XC68HC08KH12
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Motorola, Inc [VOLTAGE REGULATOR]
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
3N2046367254 MOTOROLA SC (XSTRS/R F)
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
MOTOROLA POWERPC 603e MICROPROCESSOR
Manufacturer:
Motorola
Part Number:
Description:
Motorola Semiconductor Datasheet Library
Manufacturer:
Motorola
Part Number:
Description:
SWITCHMODE Schottky Power Rectifier(POWERTAP III Package)
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
SWITCHMODE Schottky Power Rectifirer
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
Hybrid Power Module
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
Hybrid Power Module
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
Search -----> MTE53N50E
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
Hybrid Power Module
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
Hybrid Power Module
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
SCHOTTKY BARRIER RECTIFIER 200 AMPERES 60 VOLT
Manufacturer:
Motorola
Datasheet:
Part Number:
Description:
NPN SILICON POWER DARLINGTON TRANSISTOR
Manufacturer:
Motorola
Datasheet: