XC68HC08KH12 Motorola, XC68HC08KH12 Datasheet - Page 153

• Manufacturer Part Number: XC68HC08KH12
• Description: MICROCONTROLLER
• Manufacturer: Motorola

MC68HC(7)08KH12
MOTOROLA
—
Rev. 1.0
When the host computer has completed downloading code into the MCU
RAM, This code can be executed by driving PTA0 low while asserting
RST low and then high. The internal monitor ROM firmware will interpret
the low on PTA0 as an indication to jump to RAM, and execution control
will then continue from RAM. Execution of an SWI from the downloaded
code will return program control to the internal monitor ROM firmware.
Alternatively, the host can send a RUN command, which executes an
RTI, and this can be used to send control to the address on the stack
pointer.
The COP module is disabled in monitor mode as long as V
applied to either the IRQ1/V
System Integration Module (SIM)
operation.)
Table 10-2
monitor mode.
Monitor
Modes
1. If the high voltage (V
User
asserts its COP enable output. The COP is a mask option enabled or disabled by the
COPD bit in the configuration register.
Disabled
Enabled
is a summary of the differences between user mode and
COP
Monitor ROM (MON)
(1)
DD
Table 10-2. Mode Differences
+ V
Vector
$FEFE
$FFFE
Reset
High
HI
) is removed from the IRQ1/V
PP
Vector
$FEFF
pin or the RST pin.
$FFFF
Reset
Low
Functions
for more information on modes of
$FEFC
Vector
$FFFC
Break
High
$FEFD
PP
Vector
$FFFD
Break
Low
pin or the RST pin, the SIM
(See Section 7.
Functional Description
Monitor ROM (MON)
Advance Information
$FEFC
Vector
$FFFC
High
SWI
DD
+ V
$FEFD
Vector
$FFFD
HI
Low
SWI
is
153