MC9S08GT60CFD Freescale Semiconductor, MC9S08GT60CFD Datasheet - Page 122

no-image

MC9S08GT60CFD

Manufacturer Part Number
MC9S08GT60CFD
Description
MCU 8BIT 60K FLASH 48-QFN
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of MC9S08GT60CFD

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
39
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-QFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GT60CFDE
Manufacturer:
ON
Quantity:
130
Part Number:
MC9S08GT60CFDE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC9S08GT60CFDE
Manufacturer:
FREESCALE
Quantity:
20 000
Internal Clock Generator (ICG) Module
ICGIF — ICG Interrupt Flag
7.5.4
DCOS — DCO Clock Stable
7.5.5
122
The ICGIF read/write flag is set when an ICG interrupt request is pending. It is cleared by a reset or
by reading the ICG status register when ICGIF is set and then writing a 1 to ICGIF. If another ICG
interrupt occurs before the clearing sequence is complete, the sequence is reset so ICGIF would remain
set after the clear sequence was completed for the earlier interrupt. Writing a 0 to ICGIF has no effect.
The DCOS bit is set when the DCO clock (ICG2DCLK) is stable, meaning the count error has not
changed by more than n
used when exiting off state if CLKS = X1 to determine when to switch to the requested clock mode. It
is also used in self-clocked mode to determine when to start monitoring the DCO clock. This bit is
cleared upon entering the off state.
1 = An ICG interrupt request is pending.
0 = No ICG interrupt request is pending.
1 = DCO clock is stable.
0 = DCO clock is unstable.
ICG Status Register 2 (ICGS2)
ICG Filter Registers (ICGFLTU, ICGFLTL)
Reset:
Reset:
Read:
Write:
Read:
Write:
unlock
Figure 7-17. ICG Upper Filter Register (ICGFLTU)
Bit 15
Bit 7
0
0
0
0
Figure 7-16. ICG Status Register 2 (ICGS2)
for two consecutive samples and the DCO clock is not static. This bit is
= Unimplemented or Reserved
= Unimplemented or Reserved
MC9S08GB/GT Data Sheet, Rev. 2.3
14
6
0
0
0
0
13
5
0
0
0
0
12
4
0
0
0
0
11
3
0
0
0
10
2
0
0
0
FLT
Freescale Semiconductor
1
0
0
0
9
DCOS
Bit 0
Bit 8
0
0

Related parts for MC9S08GT60CFD