DF2398TE20 Renesas Electronics America, DF2398TE20 Datasheet - Page 260

• Manufacturer Part Number: DF2398TE20
• Description: IC H8S MCU FLASH 256K 120TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of DF2398TE20

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 87
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 120-TQFP, 120-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Other names: HD64F2398TE20; HD64F2398TE20

7.5.12
DMAC internal-to-external dual address transfers and single address transfers can be executed at high speed using the
write data buffer function, enabling system throughput to be improved.
When the WDBE bit of BCRL in the bus controller is set to 1, enabling the write data buffer function, dual address
transfer external write cycles or single address transfers and internal accesses (on-chip memory or internal I/O registers)
are executed in parallel. Internal accesses are independent of the bus master, and DMAC dead cycles are regarded as
internal accesses.
A low level can always be output from the TEND pin if the bus cycle in which a low level is to be output is an external
bus cycle. However, a low level is not output from the TEND pin if the bus cycle in which a low level is to be output
from the TEND pin is an internal bus cycle, and an external write cycle is executed in parallel with this cycle.
Figure 7-33 shows an example of burst mode transfer from on-chip RAM to external memory using the write data buffer
function.
Figure 7-34 shows an example of single address transfer using the write data buffer function. In this example, the CPU
program area is in on-chip memory.
Rev.6.00 Oct.28.2004 page 230 of 1016
REJ09B0138-0600H
Write Data Buffer Function
Figure 7-33 Example of Dual Address Transfer Using Write Data Buffer Function
Internal read signal
External address
Internal address
HWR, LWR
TEND
ø
DMA
read
DMA
write
DMA
read
DMA
write
DMA
read
DMA
write
DMA
read
DMA
write
DMA
dead