ADSP-21161NKCAZ100 Analog Devices Inc, ADSP-21161NKCAZ100 Datasheet - Page 11

no-image

ADSP-21161NKCAZ100

Manufacturer Part Number
ADSP-21161NKCAZ100
Description
IC,DSP,32-BIT,CMOS,BGA,225PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
SHARC®r
Type
Fixed/Floating Pointr
Datasheet

Specifications of ADSP-21161NKCAZ100

Rohs Compliant
YES
Interface
Host Interface, Link Port, Serial Port
Clock Rate
100MHz
Non-volatile Memory
External
On-chip Ram
128kB
Voltage - I/o
3.30V
Voltage - Core
1.80V
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
225-MBGA, 225-Mini-BGA
Device Core Size
32b
Architecture
Enhanced Harvard
Format
Floating Point
Clock Freq (max)
100MHz
Mips
100
Device Input Clock Speed
100MHz
Ram Size
128KB
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (min)
1.71/3.13V
Operating Supply Voltage (max)
1.89/3.47V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
225
Package Type
CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ADSP21161NKCAZ100

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
ALTERA
0
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADSP-21161NKCAZ100
Quantity:
490
JTAG Emulator Pod Connector
Figure 9
the 14-pin target end.
target board header. The keep-out area enables the pod connec-
tor to properly seat onto the target board header. This board
area should contain no components (chips, resistors, capacitors,
etc.). The dimensions are referenced to the center of the 0.025"
square post pin.
details the dimensions of the JTAG pod connector at
Figure 10. JTAG Pod Connector Keep-Out Area
Figure 9. JTAG Pod Connector Dimensions
0.64"
0.15"
Figure 10
0.88"
0.24"
displays the keep-out area for a
0.10"
Rev. B | Page 11 of 60 | November 2009
Design-for-Emulation Circuit Information
For details on target board design issues including mechanical
layout, single processor connections, multiprocessor scan
chains, signal buffering, signal termination, and emulator pod
logic, see the EE-68: Analog Devices JTAG Emulation Technical
Reference on the Analog Devices website (www.analog.com)—
use site search on “EE-68”. This document is updated regularly
to keep pace with improvements to emulator support.
ADDITIONAL INFORMATION
This data sheet provides a general overview of the
ADSP-21161N architecture and functionality. For detailed
information on the ADSP-2116x Family core architecture and
instruction set, refer to the ADSP-21161 SHARC DSP Hardware
Reference and the ADSP-21160 SHARC DSP Instruction Set
Reference.
ADSP-21161N

Related parts for ADSP-21161NKCAZ100