EP4CE55F23C9LN Altera, EP4CE55F23C9LN Datasheet - Page 34

• Manufacturer Part Number: EP4CE55F23C9LN
• Description: IC CYCLONE IV FPGA 55K 484FBGA
• Manufacturer: Altera
• Series: CYCLONE® IV Er

Specifications of EP4CE55F23C9LN

• Number Of Logic Elements/cells: 55856
• Number Of Labs/clbs: 3491
• Total Ram Bits: 2340000
• Number Of I /o: 324
• Voltage - Supply: 0.97 V ~ 1.03 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

2–6
LAB Control Signals
Cyclone IV Device Handbook, Volume 1
Figure 2–5
Figure 2–5. Cyclone IV Device Direct Link Connection
Each LAB contains dedicated logic for driving control signals to its LEs. The control
signals include:
■
■
■
■
■
You can use up to eight control signals at a time. Register packing and synchronous
load cannot be used simultaneously.
Each LAB can have up to four non-global control signals. You can use additional LAB
control signals as long as they are global signals.
Synchronous clear and load signals are useful for implementing counters and other
functions. The synchronous clear and synchronous load signals are LAB-wide signals
that affect all registers in the LAB.
Each LAB can use two clocks and two clock enable signals. The clock and clock enable
signals of each LAB are linked. For example, any LE in a particular LAB using the
labclk1 signal also uses the labclkena1. If the LAB uses both the rising and falling
edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock
enable signal turns off the LAB-wide clock.
The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide
control signals. The MultiTrack interconnect inherent low skew allows clock and
control signal distribution in addition to data distribution.
Two clocks
Two clock enables
Two asynchronous clears
One synchronous clear
One synchronous load
Direct link interconnect from
block, embedded multiplier,
shows the direct link connection.
left LAB, M9K memory
PLL, or IOE output
interconnect
Direct link
to left
Interconnect
Local
Chapter 2: Logic Elements and Logic Array Blocks in Cyclone IV Devices
LAB
© November 2009 Altera Corporation
Direct link
interconnect
to right
Direct link interconnect from
right LAB, M9K memory
block, embedded multiplier,
PLL, or IOE output
LAB Control Signals