DS26324GNA3+ Maxim Integrated Products, DS26324GNA3+ Datasheet - Page 34

• Manufacturer Part Number: DS26324GNA3+
• Description: IC LIU E1/T1/J1 3.3V 256-CSBGA
• Manufacturer: Maxim Integrated Products
• Type: Line Interface Units (LIUs)r

Specifications of DS26324GNA3+

• Number Of Drivers/receivers: 16/16
• Protocol: LIN
• Voltage - Supply: 3.135 V ~ 3.465 V
• Mounting Type: Surface Mount
• Package / Case: 256-CSBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

5.9 BERT
There are two bit error-rate testers available on the DS26324. One BERT can be mapped into LIUs 1–8 and the
other into LIUs 9–16 via the
Each BERT transmitter, by default, replaces data from TPOS and TNEG; each BERT receiver, by default, samples
recovered data from RTIP and RRING.
The BERT can be enabled to replace data received on RTIP and RRING via the BERTDIR bit in the BERT and
G.772 Monitoring Control Register (BGMC). In this mode, the SRMS bit determines whether data comes out single-
rail or dual-rail. BERT data can be sourced using the recovered clock, MCLK, or TCLK. In this mode of operation,
the BERT receiver samples data on TPOS and TNEG on the falling edge of TCLK. This function is useful for
testing the digital side of the LIU. If TCLK is selected as a source for this mode, the input TCLK will control the
BERT transmitter and receiver. If the recovered clock or MCLK is selected, the RCLK output needs to drive the
TCLK input in order for the BERT receiver to sync to the data.
5.9.1 General Description
The BERT is a software-programmable test pattern generator and monitor capable of meeting most error
performance requirements for digital transmission equipment. It will generate and synchronize to pseudorandom
patterns with a generation polynomial of the form x
repetitive patterns of any length up to 32 bits.
The transmit direction generates the programmable test pattern, and inserts the test pattern payload into the data
stream.
The receive direction extracts the test pattern payload from the receive data stream, and monitors the test pattern
payload for the programmable test pattern.
5.9.1.1
•
•
•
•
•
Programmable PRBS Pattern. The pseudorandom bit sequence (PRBS) polynomial (x
seed are programmable (length n = 1 to 32, tap y = 1 to n – 1, and seed = 0 to 2
Programmable Repetitive Pattern. The repetitive pattern length and pattern are programmable (the
length n = 1 to 32 and pattern = 0 to 2
24-Bit Error Count and 32-Bit Bit Count Registers
Programmable Bit-Error Insertion. Errors can be inserted individually, on a pin transition, or at a specific
rate. The rate 1/10
Pattern Synchronization at a 10
random bit error rate (BER) of 10
BERT Features
n
is programmable (n = 1 to 7).
BTCR
registers. The two BERTs operate independently of each other.
-3
.
-3
BER. Pattern synchronization is achieved even in the presence of a
n
DS26324 3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit
– 1).
n
34 of 120
+ x
y
+ 1, where n and y can take on values from 1 to 32 and
n
– 1).
n
+ x
y
+ 1) and