MC68HC711E9FU

Manufacturer Part NumberMC68HC711E9FU
ManufacturerFreescale Semiconductor
MC68HC711E9FU datasheet
 


Specifications of MC68HC711E9FU

Cpu FamilyHC11Device Core Size8b
Frequency (max)4MHzInterface TypeSCI/SPI
Program Memory TypeEPROMProgram Memory Size12KB
Total Internal Ram Size512Byte# I/os (max)38
Number Of Timers - General Purpose8Operating Supply Voltage (typ)3.3/5V
Operating Supply Voltage (max)5.5VOperating Supply Voltage (min)3V
On-chip Adc8-chx8-bitInstruction Set ArchitectureCISC
Operating Temp Range0C to 70COperating Temperature ClassificationCommercial
MountingSurface MountPin Count64
Package TypePQFPLead Free Status / Rohs StatusNot Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
Page 74/242

Download datasheet (2Mb)Embed
PrevNext
Central Processor Unit (CPU)
Table 4-2. Instruction Set (Sheet 3 of 7)
Mnemonic
Operation
Description
CMPB (opr)
Compare B to
B – M
Memory
$FF – M ⇒ M
COM (opr)
Ones
Complement
Memory Byte
$FF – A ⇒ A
COMA
Ones
Complement
A
$FF – B ⇒ B
COMB
Ones
Complement
B
CPD (opr)
Compare D to
D – M : M + 1
Memory 16-Bit
CPX (opr)
Compare X to
IX – M : M + 1
Memory 16-Bit
CPY (opr)
Compare Y to
IY – M : M + 1
Memory 16-Bit
DAA
Decimal Adjust
Adjust Sum to BCD
A
M – 1 ⇒ M
DEC (opr)
Decrement
Memory Byte
A – 1 ⇒ A
DECA
Decrement
Accumulator
A
B – 1 ⇒ B
DECB
Decrement
Accumulator
B
SP – 1 ⇒ SP
DES
Decrement
Stack Pointer
IX – 1 ⇒ IX
DEX
Decrement
Index Register
X
IY – 1 ⇒ IY
DEY
Decrement
Index Register
Y
A ⊕ M ⇒ A
EORA (opr)
Exclusive OR A
with Memory
B ⊕ M ⇒ B
EORB (opr)
Exclusive OR B
with Memory
D / IX ⇒ IX; r ⇒ D
FDIV
Fractional
Divide 16 by 16
D / IX ⇒ IX; r ⇒ D
IDIV
Integer Divide
16 by 16
M + 1 ⇒ M
INC (opr)
Increment
Memory Byte
A + 1 ⇒ A
INCA
Increment
Accumulator
A
74
Addressing
Instruction
Mode
Opcode
Operand
B
IMM
C1
ii
B
DIR
D1
dd
B
EXT
F1
hh
ll
B
IND,X
E1
ff
B
IND,Y
18
E1
ff
EXT
73
hh
ll
IND,X
63
ff
IND,Y
18
63
ff
A
INH
43
B
INH
53
IMM
1A
83
jj
kk
DIR
1A
93
dd
EXT
1A
B3
hh
ll
IND,X
1A
A3
ff
IND,Y
CD
A3
ff
IMM
8C
jj
kk
DIR
9C
dd
EXT
BC
hh
ll
IND,X
AC
ff
IND,Y
CD
AC
ff
IMM
18
8C
jj
kk
DIR
18
9C
dd
EXT
18
BC
hh
ll
IND,X
1A
AC
ff
IND,Y
18
AC
ff
INH
19
EXT
7A
hh
ll
IND,X
6A
ff
IND,Y
18
6A
ff
A
INH
4A
B
INH
5A
INH
34
INH
09
INH
18
09
A
IMM
88
ii
A
DIR
98
dd
A
EXT
B8
hh
ll
A
IND,X
A8
ff
A
IND,Y
18
A8
ff
B
IMM
C8
ii
B
DIR
D8
dd
B
EXT
F8
hh
ll
B
IND,X
E8
ff
B
IND,Y
18
E8
ff
INH
03
INH
02
EXT
7C
hh
ll
IND,X
6C
ff
IND,Y
18
6C
ff
A
INH
4C
M68HC11E Family Data Sheet, Rev. 5.1
Condition Codes
Cycles
S
X
H
I
N
Z
V
2
3
4
4
5
6
0
6
7
2
0
2
0
5
6
7
7
7
4
5
6
6
7
5
6
7
7
7
2
6
6
7
2
2
3
3
4
0
2
3
4
4
5
2
0
3
4
4
5
41
41
0
6
6
7
2
Freescale Semiconductor
C
1
1
1