ATmega324PA Atmel Corporation, ATmega324PA Datasheet - Page 177

no-image

ATmega324PA

Manufacturer Part Number
ATmega324PA
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega324PA

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
3
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega324PA-AN
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-ANR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATM
Quantity:
5 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATMEL
Quantity:
2 089
Part Number:
ATmega324PA-AU
Manufacturer:
Atmel
Quantity:
10 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Part Number:
ATmega324PA-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-MU
Manufacturer:
ATMEL
Quantity:
9 985
19.4.2
19.4.3
8272C–AVR–06/11
Double Speed Operation (U2Xn)
External Clock
Table 19-1.
Some examples of UBRRn values for some system clock frequencies are found in
page
The transfer rate can be doubled by setting the U2Xn bit in UCSRnA. Setting this bit only has
effect for the asynchronous operation. Set this bit to zero when using synchronous operation.
Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively doubling
the transfer rate for asynchronous communication. Note however that the Receiver will in this
case only use half the number of samples (reduced from 16 to 8) for data sampling and clock
recovery, and therefore a more accurate baud rate setting and system clock are required when
this mode is used. For the Transmitter, there are no downsides.
External clocking is used by the synchronous slave modes of operation. The description in this
section refers to
External clock input from the XCKn pin is sampled by a synchronization register to minimize the
chance of meta-stability. The output from the synchronization register must then pass through
an edge detector before it can be used by the Transmitter and Receiver. This process intro-
Operating Mode
Asynchronous Normal
mode (U2Xn = 0)
Asynchronous Double
Speed mode (U2Xn = 1)
Synchronous Master
mode
197.
f
UBRRn
OSC
ATmega164A/PA/324A/PA/644A/PA/1284/P
Equations for Calculating Baud Rate Register Setting
Figure 19-2 on page 176
System Oscillator clock frequency
Contents of the UBRRnH and UBRRnL Registers, (0-4095)
Equation for Calculating Baud
BAUD
BAUD
BAUD
=
=
=
----------------------------------------- -
16 UBRRn
Rate
-------------------------------------- -
8 UBRRn
-------------------------------------- -
2 UBRRn
for details.
(
(
(
(1)
f
f
f
OSC
OSC
OSC
+
+
+
1
1
1
)
)
)
UBRRn
UBRRn
UBRRn
Equation for Calculating UBRR
=
=
=
----------------------- - 1
16BAUD
------------------- - 1
8BAUD
------------------- - 1
2BAUD
Value
f
f
f
OSC
OSC
OSC
Table 19-9 on
177

Related parts for ATmega324PA