ATmega324PA Atmel Corporation, ATmega324PA Datasheet - Page 262

no-image

ATmega324PA

Manufacturer Part Number
ATmega324PA
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega324PA

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
3
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega324PA-AN
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-ANR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATM
Quantity:
5 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATMEL
Quantity:
2 089
Part Number:
ATmega324PA-AU
Manufacturer:
Atmel
Quantity:
10 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Part Number:
ATmega324PA-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-MU
Manufacturer:
ATMEL
Quantity:
9 985
23.9.5
8272C–AVR–06/11
DIDR0 – Digital Input Disable Register 0
• Bit 7, 5:3 – Reserved
T h e s e
ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P. For ensuring compability with
future devices, these bits must be written zero when ADCSRB is written.
• Bit 2:0 – ADTS2:0: ADC Auto Trigger Source
If ADATE in ADCSRA is written to one, the value of these bits selects which source will trigger
an ADC conversion. If ADATE is cleared, the ADTS[2:0] settings will have no effect. A conver-
sion will be triggered by the rising edge of the selected Interrupt Flag. Note that switching from a
trigger source that is cleared to a trigger source that is set, will generate a positive edge on the
trigger signal. If ADEN in ADCSRA is set, this will start a conversion. Switching to Free Running
mode (ADTS[2:0]=0) will not cause a trigger event, even if the ADC Interrupt Flag is set
Table 23-6.
• Bit 7:0 – ADC7D..ADC0D: ADC7:0 Digital Input Disable
When this bit is written logic one, the digital input buffer on the corresponding ADC pin is dis-
abled. The corresponding PIN Register bit will always read as zero when this bit is set. When an
analog signal is applied to the ADC7:0 pin and the digital input from this pin is not needed, this
bit should be written logic one to reduce power consumption in the digital input buffer.
Bit
(0x7E)
Read/Write
Initial Value
ADTS2
0
0
0
0
1
1
1
1
b i t s
ADC7D
ATmega164A/PA/324A/PA/644A/PA/1284/P
ADC Auto Trigger Source Selections
R/W
7
0
ADTS1
0
0
1
1
0
0
1
1
ADC6D
a r e
R/W
6
0
ADC5D
ADTS0
R/W
r e s e r v e d
5
0
0
1
0
1
0
1
0
1
ADC4D
R/W
4
0
Trigger Source
Free Running mode
Analog Comparator
External Interrupt Request 0
Timer/Counter0 Compare Match
Timer/Counter0 Overflow
Timer/Counter1 Compare Match B
Timer/Counter1 Overflow
Timer/Counter1 Capture Event
f o r
ADC3D
R/W
3
0
f u t u r e
ADC2D
R/W
2
0
ADC1D
R/W
1
0
u s e
ADC0D
R/W
0
0
i n
.
DIDR0
262
t h e

Related parts for ATmega324PA