ATmega324PA Atmel Corporation, ATmega324PA Datasheet - Page 212

no-image

ATmega324PA

Manufacturer Part Number
ATmega324PA
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega324PA

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
3
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega324PA-AN
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-ANR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATM
Quantity:
5 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATMEL
Quantity:
2 089
Part Number:
ATmega324PA-AU
Manufacturer:
Atmel
Quantity:
10 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Part Number:
ATmega324PA-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-MU
Manufacturer:
ATMEL
Quantity:
9 985
21.3.3
8272C–AVR–06/11
Address Packet Format
depicted below, START and STOP conditions are signalled by changing the level of the SDA
line when the SCL line is high.
Figure 21-3. START, REPEATED START and STOP conditions
All address packets transmitted on the TWI bus are 9 bits long, consisting of 7 address bits, one
READ/WRITE control bit and an acknowledge bit. If the READ/WRITE bit is set, a read opera-
tion is to be performed, otherwise a write operation should be performed. When a Slave
recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL
(ACK) cycle. If the addressed Slave is busy, or for some other reason can not service the Mas-
ter’s request, the SDA line should be left high in the ACK clock cycle. The Master can then
transmit a STOP condition, or a REPEATED START condition to initiate a new transmission. An
address packet consisting of a slave address and a READ or a WRITE bit is called SLA+R or
SLA+W, respectively.
The MSB of the address byte is transmitted first. Slave addresses can freely be allocated by the
designer, but the address 0000 000 is reserved for a general call.
When a general call is issued, all slaves should respond by pulling the SDA line low in the ACK
cycle. A general call is used when a Master wishes to transmit the same message to several
slaves in the system. When the general call address followed by a Write bit is transmitted on the
bus, all slaves set up to acknowledge the general call will pull the SDA line low in the ack cycle.
The following data packets will then be received by all the slaves that acknowledged the general
call. Note that transmitting the general call address followed by a Read bit is meaningless, as
this would cause contention if several slaves started transmitting different data.
All addresses of the format 1111 xxx should be reserved for future purposes.
Figure 21-4. Address Packet Format
SDA
SCL
SDA
SCL
START
START
ATmega164A/PA/324A/PA/644A/PA/1284/P
Addr MSB
1
STOP
2
START
Addr LSB
7
REPEATED START
R/W
8
ACK
9
STOP
212

Related parts for ATmega324PA