ATmega324PA Atmel Corporation, ATmega324PA Datasheet - Page 273

no-image

ATmega324PA

Manufacturer Part Number
ATmega324PA
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega324PA

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
3
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega324PA-AN
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-ANR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATM
Quantity:
5 000
Part Number:
ATmega324PA-AU
Manufacturer:
ATMEL
Quantity:
2 089
Part Number:
ATmega324PA-AU
Manufacturer:
Atmel
Quantity:
10 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Company:
Part Number:
ATmega324PA-AU
Quantity:
5 000
Part Number:
ATmega324PA-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324PA-MU
Manufacturer:
ATMEL
Quantity:
9 985
8272C–AVR–06/11
The Boundary-scan logic is not included in the figures in the datasheet.
simple digital port pin as described in the section
details from
When no alternate port function is present, the Input Data - ID - corresponds to the PINxn Regis-
ter value (but ID has no synchronizer), Output Data corresponds to the PORT Register, Output
Control corresponds to the Data Direction - DD Register, and the Pull-up Enable - PUExn - cor-
responds to logic expression PUD · DDxn · PORTxn.
Digital alternate port functions are connected outside the dotted box in
to make the scan chain read the actual pin value. For analog function, there is a direct connec-
tion from the external pin to the analog circuit. There is no scan chain on the interface between
the digital and the analog circuitry, but some digital control signal to analog circuitry are turned
off to avoid driving contention on the pads.
When JTAG IR contains EXTEST or SAMPLE_PRELOAD the clock is not sent out on the port
pins even if the CKOUT fuse is programmed. Even though the clock is output when the JTAG IR
contains SAMPLE_PRELOAD, the clock is not sampled by the boundary scan.
Figure 25-3. Boundary-scan Cell for Bi-directional Port Pin with Pull-up Function.
Pull-up Enable (PUE)
Output Control (OC)
Output Data (OD)
Input Data (ID)
Figure 25-3
ATmega164A/PA/324A/PA/644A/PA/1284/P
replaces the dashed box in
0
1
From Last Cell
0
1
0
1
ShiftDR
ClockDR
D
D
FF1
FF0
To Next Cell
Q
Q
”I/O-Ports” on page
UpdateDR
Figure 25-4 on page
D
G
D
G
LD1
LD0
Q
Q
0
1
0
1
0
1
EXTEST
Figure 25-4 on page 274
72. The Boundary-scan
274.
Figure 25-4
Vcc
shows a
273

Related parts for ATmega324PA