DSPIC30F2023 Microchip Technology Inc., DSPIC30F2023 Datasheet - Page 103

• Manufacturer Part Number: DSPIC30F2023
• Description: 28/44-pin Dspic30f1010/202x Enhanced Flash Smps 16-bit Digital Signal Controller
• Manufacturer: Microchip Technology Inc.

11.0
This section describes the Output Compare module
and associated operational modes. The features pro-
vided by this module are useful in applications requiring
operational modes such as:
• Generation of Variable Width Output Pulses
• Power Factor Correction
Figure 11-1 depicts a block diagram of the Output
Compare module.
FIGURE 11-1:
© 2006 Microchip Technology Inc.
Timer Module
From General Pupose
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the “dsPIC30F Family Reference
Manual” (DS70046).
Note:
OUTPUT COMPARE MODULE
Where ‘x’ is shown, reference is made to the registers associated with the respective output compare
channels 1 and 2.
TMR2<15:0
OUTPUT COMPARE MODE BLOCK DIAGRAM
0
Comparator
OCxRS
OCxR
TMR3<15:0>
1
OCTSEL
T2P2_MATCH
Preliminary
0
The key operational features of the Output Compare
module include:
• Timer2 and Timer3 Selection mode
• Simple Output Compare Match mode
• Dual Output Compare Match mode
• Simple PWM mode
• Output Compare during Sleep and Idle modes
• Interrupt on Output Compare/PWM Event
These operating modes are determined by setting
the appropriate bits in the 16-bit OCxCON SFR (where
x = 1 and 2).
OCxRS and OCxR in the figure represent the Dual
Compare registers. In the Dual Compare mode, the
OCxR register is used for the first compare and OCxRS
is used for the second compare.
dsPIC30F1010/202X
T3P3_MATCH
Mode Select
OCM<2:0>
1
Output
Logic
3
Set Flag bit
OCxIF
R
S
Q
Output Enable
DS70178C-page 101
OCFLTA
OCx