tm1300 NXP Semiconductors, tm1300 Datasheet - Page 393

no-image

tm1300

Manufacturer Part Number
tm1300
Description
Tm-1300 Media Processor
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tm1300-1.2
Quantity:
380
Philips Semiconductors
Signed 8-bit load
pseudo-op for ild8d(0)
SYNTAX
FUNCTION
DESCRIPTION
argument. (Note: pseudo operations cannot be used in assembly source files.)
stores the result in r dest . This operation does not depend on the bytesex bit in the PCSW since only a single byte is
loaded.
defined only for 32-bit loads and stores.
modification of the destination register and the occurrence of side effects. If the LSB of r guard is 1, r dest is written and
the data cache status bits are updated if the addressed location is cacheable. if the LSB of r guard is 0, r dest is not
changed and
EXAMPLES
r10 = 0xd00, [0xd00] = 0x22
r30 = 0, r20 = 0xd04, [0xd04] = 0x84
r40 = 1, r20 = 0xd04, [0xd04] = 0x84
r50 = 0xd01, [0xd01] = 0x33
The
The
The result of an access by
The
[ IF r guard ] ild8 r src1
if r guard then
r dest
ild8
ild8
ild8
Initial Values
sign_ext8to32(mem[r src1 ])
operation loads the 8-bit memory value from the address contained in r src1 , sign extends it to 32 bits, and
ild8
operation optionally takes a guard, specified in r guard . If a guard is present, its LSB controls the
operation is a pseudo operation transformed by the scheduler into an
has no side effects whatever.
ild8
ild8 r10
IF r30 ild8 r20
IF r40 ild8 r20
ild8 r50
to the MMIO address aperture is undefined; access to the MMIO aperture is
r dest
Operation
r60
r90
PRODUCT SPECIFICATION
r70
r80
r60
no change, since guard is false
r80
r90
DSPCPU Operations for TM1300
Function unit
Operation code
Number of operands
Modifier
Modifier range
Latency
Issue slots
0x00000022
0xffffff84
0x00000033
uld8 ild8d uld8d ild8r
ild8d(0)
ATTRIBUTES
SEE ALSO
Result
uld8r
with the same
dmem
192
4, 5
ild8
No
1
3
A-107

Related parts for tm1300