MC908AP64CFAE Freescale Semiconductor, MC908AP64CFAE Datasheet - Page 69

• Manufacturer Part Number: MC908AP64CFAE
• Description: IC MCU 64K 8MHZ SPI 48-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908AP64CFAE

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: I²C, IRSCI, SCI, SPI
• Peripherals: LED, LVD, POR, PWM
• Number Of I /o: 32
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Cpu Family: HC08
• Device Core Size: 8b
• Frequency (max): 8MHz
• Interface Type: SCI/SPI
• Total Internal Ram Size: 2KB
• # I/os (max): 32
• Number Of Timers - General Purpose: 4
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 48
• Package Type: LQFP
• Controller Family/series: HC08
• No. Of I/o's: 32
• Ram Memory Size: 2KB
• Cpu Speed: 8MHz
• No. Of Timers: 2
• Embedded Interface Type: I2C, SCI, SPI
• Rohs Compliant: Yes
• Processor Series: HC08AP
• Core: HC08
• Data Bus Width: 8 bit
• Data Ram Size: 2 KB
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: FSICEBASE, DEMO908AP64E, M68CBL05CE
• Minimum Operating Temperature: - 40 C
• Package: 48LQFP
• Family Name: HC08
• Maximum Speed: 8 MHz
• Operating Supply Voltage: 3.3|5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

INH Inherent
IMM Immediate
DIR Direct
EXT Extended
DD
IX+D Indexed-Direct
*
LSB
Pre-byte for stack pointer indexed instructions
A
B
C
D
E
0
1
2
3
4
5
6
7
8
9
F
MSB
Direct-Direct
BRSET0
3
BRCLR0
3
BRSET1
3
BRCLR1
3
BRSET2
3
BRCLR2
3
BRSET3
3
BRCLR3
3
BRSET4
3
BRCLR4
3
BRSET5
3
BRCLR5
3
BRSET6
3
BRCLR6
3
BRSET7
3
BRCLR7
3
Bit Manipulation
DIR
0
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
BSET0
BCLR0
BSET1
BCLR1
BSET2
BCLR2
BSET3
BCLR3
BSET4
BCLR4
BSET5
BCLR5
BSET6
BCLR6
BSET7
BCLR7
DIR
REL Relative
IX
IX1
IX2
IMD Immediate-Direct
DIX+ Direct-Indexed
1
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
Indexed, No Offset
Indexed, 8-Bit Offset
Indexed, 16-Bit Offset
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
Branch
BHCC
BHCS
BMC
BRA
BRN
BCC
BCS
BNE
BEQ
BMS
REL
BLS
BPL
BMI
BHI
BIH
BIL
2
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
2
3
2
2
2
2
2
2
2
2
3
2
2
2
CBEQ
DBNZ
STHX
COM
NEG
ROR
ASR
DEC
LSR
ROL
TST
CLR
DIR
LSL
INC
3
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
4
5
4
4
4
4
4
4
4
4
5
4
3
3
1
3
1
1
1
3
1
1
1
1
1
2
1
1
3
1
CBEQA
DBNZA
NEGA
COMA
RORA
DECA
LSRA
LDHX
ASRA
ROLA
CLRA
LSLA
INCA
TSTA
MUL
MOV
SP1 Stack Pointer, 8-Bit Offset
SP2 Stack Pointer, 16-Bit Offset
IX+ Indexed, No Offset with
IX1+ Indexed, 1-Byte Offset with
INH
4
INH
IMM
INH
INH
INH
IMM
INH
INH
INH
INH
INH
INH
INH
INH
DD
INH
1
4
5
1
1
3
1
1
1
1
1
3
1
1
5
1
Post Increment
Post Increment
Read-Modify-Write
1
3
1
1
1
2
1
1
1
1
1
2
1
1
2 DIX+
1
CBEQX
DBNZX
COMX
RORX
NEGX
LDHX
ASRX
ROLX
DECX
CLRX
LSRX
LSLX
TSTX
INCX
MOV
INH
DIV
5
INH
IMM
INH
INH
INH
DIR
INH
INH
INH
INH
INH
INH
INH
INH
INH
1
4
7
1
1
4
1
1
1
1
1
3
1
1
4
1
2
3 IX1+
1
2
2
3
2
2
2
2
2
3
2
2
3
2
CBEQ
CPHX
DBNZ
COM
NEG
NSA
ROR
ASR
ROL
DEC
MOV
LSR
TST
CLR
LSL
INC
IX1
6
INH
IX1
IMM
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IMD
IX1
4
5
3
4
4
3
4
4
4
4
4
5
4
3
4
3
IX1
3
4
3
3
3
3
3
3
3
4
3
3
3
Table 4-2. Opcode Map
CBEQ
DBNZ
COM
NEG
ROR
DEC
LSR
ASR
ROL
TST
CLR
SP1
9E6
LSL
INC
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
5
6
5
5
5
5
5
5
6
5
4
4
5
1
2
1
1
1
2
1
1
1
1
1
2
1
1
2 IX+D
1
CBEQ
CPHX
DBNZ
NEG
COM
ROR
MOV
DAA
LSR
ASR
ROL
DEC
CLR
LSL
INC
TST
Low Byte of Opcode in Hexadecimal
IX
7
IX
IX+
INH
IX
IX
DIR
IX
IX
IX
IX
IX
IX
IX
IX
IX
3
4
2
3
3
4
3
3
3
3
3
4
3
2
4
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
PSHA
PSHX
PULH
PSHH
CLRH
STOP
PULA
PULX
WAIT
RTS
SWI
TAP
TPA
INH
RTI
8
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
7
4
9
2
1
2
2
2
2
2
2
1
1
1
Control
2
2
2
2
1
1
1
1
1
1
1
1
1
1
BGE
NOP
BGT
BLE
TXS
TSX
CLC
SEC
RSP
TXA
INH
BLT
TAX
SEI
CLI
9
*
REL
REL
REL
REL
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
3
3
3
3
2
2
1
1
1
2
2
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
CMP
EOR
ORA
IMM
SUB
SBC
CPX
AND
LDA
ADC
ADD
BSR
LDX
BIT
AIS
AIX
A
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
REL
IMM
IMM
2
2
2
2
2
2
2
2
2
2
2
2
4
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
LSB
CMP
SUB
SBC
CPX
AND
EOR
ADC
ORA
ADD
JMP
LDA
STA
JSR
LDX
STX
DIR
BIT
B
0
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
MSB
3
3
3
3
3
3
3
3
3
3
3
3
2
4
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
BRSET0
3
SUB
CMP
SBC
CPX
AND
EOR
ADC
ORA
ADD
EXT
LDA
STA
JMP
JSR
LDX
STX
BIT
C
0
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
DIR
4
4
4
4
4
4
4
4
4
4
4
4
3
5
4
4
5
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
High Byte of Opcode in Hexadecimal
Cycles
Opcode Mnemonic
Number of Bytes / Addressing Mode
Register/Memory
CMP
AND
EOR
ADC
ORA
ADD
SUB
SBC
CPX
LDA
JMP
JSR
LDX
STX
STA
IX2
BIT
D
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
4
4
4
4
4
4
4
4
4
4
4
4
4
6
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
CMP
SUB
SBC
CPX
AND
EOR
ADC
ORA
ADD
SP2
9ED
LDA
STA
LDX
STX
BIT
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
5
5
5
5
5
5
5
5
5
5
5
5
5
5
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
SUB
CMP
SBC
CPX
AND
EOR
ADC
ORA
ADD
LDA
STA
JMP
JSR
LDX
STX
IX1
BIT
E
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
3
3
3
3
3
3
3
3
3
3
3
3
3
5
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
CMP
AND
EOR
ADC
ORA
ADD
SP1
9EE
SUB
SBC
CPX
LDA
LDX
STX
STA
BIT
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
4
4
4
4
4
4
4
4
4
4
4
4
4
4
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
CMP
EOR
ORA
SUB
SBC
CPX
AND
ADC
ADD
JMP
LDX
STX
LDA
STA
JSR
BIT
IX
F
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
2
2
2
2
2
2
2
2
2
2
2
2
2
4
2
2