ATXMEGA256A3B-MH Atmel, ATXMEGA256A3B-MH Datasheet - Page 116

• Manufacturer Part Number: ATXMEGA256A3B-MH
• Description: MCU AVR 256KB FLASH A3B 64-QFN
• Manufacturer: Atmel
• Series: AVR® XMEGAr

Specifications of ATXMEGA256A3B-MH

• Core Processor: AVR
• Core Size: 8/16-Bit
• Speed: 32MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 49
• Program Memory Size: 256KB (128K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 3.6 V
• Data Converters: A/D 16x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-MLF®, 64-QFN
• Processor Series: ATXMEGA256x
• Core: AVR8
• Data Bus Width: 8 bit, 16 bit
• Data Ram Size: 16 KB
• Interface Type: I2C, SPI, USART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 49
• Number Of Timers: 7
• Operating Supply Voltage: 1.6 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 8 Channel
• On-chip Dac: 12 bit, 2 Channel
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ATXMEGA256A3B-MU; ATXMEGA256A3B-MU

10.6.4
10.7
8077H–AVR–12/09
Address
+0x00
+0x01
+0x02
+0x03
+0x04
+0x05
+0x06
+0x07
Register Summary
BACKUP1: Battery Backup Register 1
BACKUP0
BACKUP1
STATUS
Name
CTRL
BBPWR
Bit 7
• Bit [7:0] - BACKUP0: Battery Backup Register 0
This register can be used to store data in the Battery Backup Module before the main power is
lost or removed.
• Bit [7:0] - BACKUP0: Battery Backup Register 1
This register can be used to store data in the Battery Backup Module before the main power is
lost or removed.
Bit
+0x03
Read/Write
Reset Value
Bit 6
R/W
7
x
Bit 5
R/W
6
x
R/W
XOSCSEL
5
x
Bit 4
BACKUP0[7:0]
BACKUP1[7:0]
R/W
BACKUP1[7:0]
4
x
XOSCRDY
XOSCEN
Bit 3
R/W
3
x
XOSCFDEN
OSCFAIL
Bit 2
R/W
2
x
R/W
BBBODF
1
ACCEN
x
Bit 1
R/W
0
x
XMEGA A
BBPODF
RESET
Bit 0
BACKUP1
Page
114
115
115
116
116