P89LPC9341FDH,512 NXP Semiconductors, P89LPC9341FDH,512 Datasheet - Page 58

• Manufacturer Part Number: P89LPC9341FDH,512
• Description: IC 80C51 MCU FLASH 8K 28-TSSOP
• Manufacturer: NXP Semiconductors
• Series: LPC900r

Specifications of P89LPC9341FDH,512

• Program Memory Type: FLASH
• Program Memory Size: 8KB (8K x 8)
• Package / Case: 28-TSSOP
• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 18MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 26
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 3.6 V
• Data Converters: A/D 8x8b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: P89LPC
• Core: 80C51
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: I2C, SPI, UART
• Maximum Clock Frequency: 18 MHz
• Number Of Programmable I/os: 23
• Number Of Timers: 2
• Operating Supply Voltage: 2.4 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (8 bit, 4 Channel)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 568-1758 - BOARD EVAL FOR LPC93X MCU FAMILY
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 935288632512

NXP Semiconductors
8. ADC
P89LPC9331_9341_9351_9361
Product data sheet
7.30.10 Hardware activation of the bootloader
7.31 User configuration bytes
7.32 User sector security bytes
8.1 General description
8.2 Features and benefits
Table 10.
The bootloader can also be executed by forcing the device into ISP mode during a
power-on sequence (see the P89LPC9331/9341/9351/9361 User manual for specific
information). This has the same effect as having a non-zero status byte. This allows an
application to be built that will normally execute user code but can be manually forced into
ISP operation. If the factory default setting for the boot is changed, it will no longer point to
the factory pre-programmed ISP bootloader code. After programming the flash, the status
byte should be programmed to zero in order to allow execution of the user’s application
code beginning at address 0000H.
Some user-configurable features of the P89LPC9331/9341/9351/9361 must be defined at
power-up and therefore cannot be set by the program after start of execution. These
features are configured through the use of the flash byte UCFG1 and UCFG2. Please see
the P89LPC9331/9341/9351/9361 User manual for additional details.
There are 4/8/6 User Sector Security Bytes on the P89LPC9331/9341/9351/9361. Each
byte corresponds to one sector. Please see the P89LPC9331/9341/9351/9361 User
manual for additional details.
The P89LPC9331/9341/9351/9361 has two 8-bit, 4-channel multiplexed successive
approximation analog-to-digital converter modules. An on-chip temperature sensor is
integrated within ADC0 and operates over wide temperature. In P89LPC9351/9361, two
high-speed programmable gain amplifiers (PGA) are integrated. The PGAs provide
selectable gains of 2x, 4x, 8x, or 16x. A block diagram of the ADC is shown in
and
Each ADC consists of a 4-input multiplexer which feeds a sample-and-hold circuit
providing an input signal to comparator inputs. The control logic in combination with the
SAR drives a digital-to-analog converter which provides the other input to the comparator.
The output of the comparator is fed to the SAR.
Device
P89LPC9341
P89LPC9351
P89LPC9361
Two 8-bit, 4-channel multiplexed input, successive approximation ADCs.
Figure
Default boot vector values and ISP entry points
24.
All information provided in this document is subject to legal disclaimers.
Default
boot vector
1FH
1FH
3FH
Rev. 5 — 10 January 2011
8-bit microcontroller with accelerated two-clock 80C51 core
P89LPC9331/9341/9351/9361
Default
bootloader
entry point
1F00H
1F00H
3F00H
Default bootloader
code range
1E00H to 1FFFH
1E00H to 1FFFH
3E00H to 3FFFH
…continued
© NXP B.V. 2011. All rights reserved.
1 kB sector
range
1C00H to 1FFFH
1C00H to 1FFFH
3C00H to 3FFFH
Figure 23
58 of 94