R4F24568NVFQV Renesas Electronics America, R4F24568NVFQV Datasheet - Page 492

• Manufacturer Part Number: R4F24568NVFQV
• Description: MCU 128KKB FLASH 48K 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24568NVFQV

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Section 8 EXDMA Controller (EXDMAC)
(3)
In external request mode, an EXDMA transfer cycle is started a minimum of three cycles after a
transfer request is accepted. The next transfer request is accepted after the end of a one-transfer-
unit EXDMA cycle. For external bus space CPU cycles, at least two bus cycles are generated
before the next EXDMA cycle.
If a transfer request is generated for another channel, an EXDMA cycle for the other channel is
generated before the next EXDMA cycle.
The EDREQ pin sensing timing is different for low level sensing and falling edge sensing. The
same applies to transfer request acceptance and transfer start timing.
Figures 8.35 to 8.38 show operation timing examples for various conditions.
Page 462 of 1392
φ pin
EDREQ
EDRAK
Bus cycle
ETEND
EDA bit
External Request/Cycle Steal Mode/Normal Transfer Mode
Figure 8.35 External Request/Cycle Steal Mode/Normal Transfer Mode
1
Bus release
(No Contention/Dual Address Mode/Low Level Sensing)
EXDMA
read
EXDMA
write
Bus release
3 cycles
EXDMA
Last transfer cycle
read
H8S/2456, H8S/2456R, H8S/2454 Group
EXDMA
write
REJ09B0467-0350 Rev. 3.50
0
Bus release
Jul 07, 2010