UPD70F3713GC-8BS-A Renesas Electronics America, UPD70F3713GC-8BS-A Datasheet - Page 438

• Manufacturer Part Number: UPD70F3713GC-8BS-A
• Description: MCU 32BIT V850ES/LX2 64-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Ix2r

Specifications of UPD70F3713GC-8BS-A

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, UART/USART
• Peripherals: LVD, PWM, WDT
• Number Of I /o: 39
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

436
(5) A/Dn conversion result registers 0 to 3, 0H to 3H (ADAnCR0 to ADAnCR3, ADAnCR0H to ADAnCR3H)
Table 11-3. Correspondence Between Analog Input Pins and ADAnCRm and ADAnCRmH Registers
The ADAnCRm and ADAnCRH registers are registers that hold the A/D conversion results. Four of these
registers are provided per circuit, and two circuits are available.
conversion result is loaded from the successive approximation register (SAR) and stored in the higher 10 bits
of the ADAnCRm register. The lower 6 bits of these registers are always 0 when read.
The higher 8 bits of A/D conversion result are read to the ADAnCRmH register.
These registers can only be read in 16-bit or 8-bit units. When the A/D conversion results are read in 16-bit
units, the ADAnCRm register is specified, and when the higher 8 bits are read, the ADAnCRmH register is
specified.
Reset makes these registers undefined.
The correspondence between the analog input pins and the ADAnCRm and ADAnCRmH registers is shown
below.
ADAnCRmH
(m = 0 to 3)
(m = 0 to 3)
ADAnCRm
(n = 0, 1)
(n = 0, 1)
A/D converter 0
A/D converter 1
After reset: Undefined
After reset: Undefined
A/D Converter
ADn
m9
ADnm9
7
ADn
m8
ADn
CHAPTER 11 A/D CONVERTERS 0 AND 1
m7
ADnm8
ANI00
ANI01
ANI02
ANI03
ANI10
ANI11
ANI12
ANI13
6
ADn
Analog Input Pin
m6
R
R
User’s Manual U17716EJ2V0UD
ADn
m5
ADnm7
Address: ADA0CR0 FFFFF210H, ADA0CR1 FFFFF212H,
Address: ADA0CR0H FFFFF211H, ADA0CR1H FFFFF213H,
5
ADn
m4
ADn
m3
ADnm6
ADA0CR2 FFFFF214H, ADA0CR3 FFFFF216H,
ADA1CR0 FFFFF230H, ADA1CR1 FFFFF232H,
ADA1CR2 FFFFF234H, ADA1CR3 FFFFF236H
ADA0CR2H FFFFF215H, ADA0CR3H FFFFF217H,
ADA1CR0H FFFFF231H, ADA1CR1H FFFFF233H,
ADA1CR2H FFFFF235H, ADA1CR3H FFFFF237H
4
ADn
m2
ADA0CR0, ADA0CR0H
ADA0CR1, ADA0CR1H
ADA0CR2, ADA0CR2H
ADA0CR3, ADA0CR3H
ADA1CR0, ADA1CR0H
ADA1CR1, ADA1CR1H
ADA1CR2, ADA1CR2H
ADA1CR3, ADA1CR3H
ADn
m1
A/D Conversion Result Register
ADnm5
3
ADn
m0
ADnm4
0
Each time A/D conversion ends, the
2
0
ADnm3
0
1
0
ADnm2
0
0
0