TMPM330FWFG Toshiba, TMPM330FWFG Datasheet - Page 78
![no-image](/images/manufacturer_photos/0/6/668/toshiba_sml.jpg)
TMPM330FWFG
Manufacturer Part Number
TMPM330FWFG
Description
Microcontrollers (MCU) MCU w/ ARM Cortex-M3 128K FLASH, 8K SRAM
Manufacturer
Toshiba
Specifications of TMPM330FWFG
Processor Series
TX03
Core
ARM Cortex M3
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
128K
Rom Type
Flash
Ram (kbytes)
8K
Number Of Pins
100
Package
LQFP(14×14)
Vcc
3V
Cpu Mhz
40
Ssp (ch) Spi
-
I2c/sio (ch)
3
Uart/sio (ch)
3
Usb
-
Can
-
Ethernet
-
External Bus Interface
-
Cs/wait Controller (ch)
-
Dma Controller
-
10-bit Da Converter
-
10-bit Ad Converter
12
12-bit Ad Converter
-
16-bit Timer / Counter
10
Motor / Igbt Control
-
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
-
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
Y
Hardware Cec Controller
Y
Comparators
-
Low-voltage Detector
-
Etm Hardware Trace
4-bit
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 78 of 528
- Download datasheet (6Mb)
7.1
Overview
7.1.2
7.1.2.1
Return from exception
Handling by CPU
Execution of ISR
Branch to ISR
Detection by
Processing
CG/CPU
Handling Flowchart
Each step is described later in this chapter.
(1)
Exception Request and Detection
The following shows how an exception/interrupt is handled. In the following descriptions,
from external interrupt pins or peripheral functions.
condition occurs during instruction execution.
violation to the Fault region.
that are used for releasing a standby mode, relevant settings must be made in the clock generator.For
details, refer to "7.5 Interrupts".
Exception sources include instruction execution by the CPU, memory accesses, and interrupt requests
An exception occurs when the CPU executes an instruction that causes an exception or when an error
An exception also occurs by an instruction fetch from the Execute Never (XN) region or an access
An interrupt request is generated from an external interrupt pin or peripheral function.For interrupts
Exception occurrence
The CG/CPU detects the exception request.
The CPU handles the exception request.
The CPU branches to the corresponding interrupt service routine (ISR).
Necessary processing is executed.
The CPU branches to another ISR or returns to the previous program.
indicates hardware handling.
Page 58
Description
Indicates software handling.
TMPM330FDFG/FYFG/FWFG
Section 7.1.2.1
Section 7.1.2.2
Section 7.1.2.3
Section 7.1.2.4
See
Related parts for TMPM330FWFG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![TMPM 10103](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10105](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10112](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10115](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10124](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet: