LM3S102 Luminary Micro, Inc, LM3S102 Datasheet - Page 265
![no-image](/images/no-image-200.jpg)
LM3S102
Manufacturer Part Number
LM3S102
Description
Lm3s102 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet
1.LM3S102.pdf
(330 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LM3S102-EQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S102-EQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S102-IGZ-C2
Manufacturer:
TI
Quantity:
965
Company:
Part Number:
LM3S102-IQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S102-IQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
- Current page: 265 of 330
- Download datasheet (3Mb)
13.2.1.4
13.2.1.5
13.2.1.6
13.2.1.7
Figure 13-5. Complete Data Transfer with a 7-Bit Address
July 6, 2006
SDA
SCL
Byte Format
Every byte put out on the SDA line must be 8-bits long. The number of bytes per transfer is
unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the
MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL
Low and force the transmitter into a wait state. The data transfer continues when the receiver
releases the clock SCL.
Acknowledge
Data transfer with an acknowledge is obligatory. The acknowledge-related clock pulse is
generated by the master. The transmitter releases the SDA line during the acknowledge clock
pulse.
The receiver must pull down SDA during the acknowledge clock pulse such that it remains stable
(Low) during the High period of the acknowledge clock pulse.
When a slave receiver does not acknowledge the slave address, the data line must be left in a
High state by the slave. The master can then generate a STOP condition to abort the current
transfer.
If the master receiver is involved in the transfer, it must signal the end of data to the
slave-transmitter by not generating an acknowledge on the last byte that was clocked out of the
slave. The slave-transmitter must release the SDA line to allow the master to generate the STOP
or a repeated START condition.
Arbitration
A master may start a transfer only if the bus is idle. Two or more masters may generate a START
condition within minimum hold time of the START condition. Arbitration takes place on the SDA
line, while SCL is in the High state, in such a manner that the master transmitting a High level
(while another master is transmitting a Low level) will switch off its data output stage.
Arbitration can be over several bits. Its first stage is a comparison of address bits. If both masters
are trying to address the same device, arbitration continues with comparison of data bits.
Data Format with 7-Bit Address
Data transfers follow the format shown in Figure 13-5. After the START condition, a slave address
is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in
the I2CMSA register). A zero indicates a transmission (Send); a one indicates a request for data
(Receive). A data transfer is always terminated by a STOP condition generated by the master.
However, a master can still communicate on the bus by generating a repeated START condition
and addressing another slave without first generating a STOP condition. Various combinations of
receive/send formats are then possible within such a transfer.
The first seven bits of the first byte make up the slave address (see Figure 13-6). The eighth bit
determines the direction of the message. A zero in the R/S position of the first byte means that the
master will write (send) information to a selected slave. A one in this position means that the
master will receive information from the slave.
MSB
1
Slave address
2
LSB
7
R/S
8
Preliminary
ACK
9
MSB
1
2
Data
7
LSB
8
LM3S102 Data Sheet
ACK
9
265
Related parts for LM3S102
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LM3S1110](/images/no-image3.png)
Part Number:
Description:
Lm3s1110 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1133](/images/no-image3.png)
Part Number:
Description:
Lm3s1133 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1138](/images/no-image3.png)
Part Number:
Description:
Lm3s1138 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1150](/images/no-image3.png)
Part Number:
Description:
Lm3s1150 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1162](/images/no-image3.png)
Part Number:
Description:
Lm3s1162 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1165](/images/no-image3.png)
Part Number:
Description:
Lm3s1165 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1332](/images/no-image3.png)
Part Number:
Description:
Lm3s1332 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1435](/images/no-image3.png)
Part Number:
Description:
Lm3s1435 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1439](/images/no-image3.png)
Part Number:
Description:
Lm3s1439 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1512](/images/no-image3.png)
Part Number:
Description:
Lm3s1512 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1538](/images/no-image3.png)
Part Number:
Description:
Lm3s1538 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1601](/images/no-image3.png)
Part Number:
Description:
Lm3s1601 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1607](/images/no-image3.png)
Part Number:
Description:
Lm3s1607 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
![LM3S1608](/images/no-image3.png)
Part Number:
Description:
Lm3s1608 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet: