MD2433-D8G-V3Q18-X-P SanDisk, MD2433-D8G-V3Q18-X-P Datasheet - Page 13

no-image

MD2433-D8G-V3Q18-X-P

Manufacturer Part Number
MD2433-D8G-V3Q18-X-P
Description
IC MDOC H1 8GB 115-FBGA
Manufacturer
SanDisk
Datasheet

Specifications of MD2433-D8G-V3Q18-X-P

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
8G (1G x 8)
Speed
64ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-30°C ~ 85°C
Package / Case
115-LFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MD2433-D8G-V3Q18-X-P
Manufacturer:
SANDISK
Quantity:
18 120
Part Number:
MD2433-D8G-V3Q18-X-P
Manufacturer:
M-SYSTEM
Quantity:
363
Part Number:
MD2433-D8G-V3Q18-X-P
Manufacturer:
SanDisk
Quantity:
10 000
Notes: 1. The following abbreviations are used: PCI – PCI 3.3V compatible input, ST - Schmidt
13
VCC
VCCQ
VSS
RSRVD
NC
Signal
2. For VCCQ≤1.95V, input buffers are defined as LVTTL 1.8V.
N10, P1, P2, P9, P10
C9, C10, D1, D2, D9,
M1, M2, M3, M4, M5,
B2, B9, B10, C2, C3,
K10, L1, L2, L9, L10,
A1, A2, A9, A10, B1,
F4, F10, G1,G5, G6,
C4, C5, C6, C7, C8,
D4, D5, E4, E6, E9,
Trigger input, OD - Open drain output, R8 - Nominal 22K p ull-up resistor, enabled only
for 8-bit interface mode (IF_CFG input is 0).
D10, E1, E10, F1,
M10, N1, N2, N9,
G10, H1, H5, H6,
H10, J1, J10, K1,
M6, M7, M8, M9,
F6, F9, J9,
Ball No.
H3, K9
K2, E7
K6
H8
K5
L6
Type
Input
-
-
-
-
1,2
Device core power supply.
Requires a 10 nF and 0.1 µF capacitor.
I/O power supply. Sets the logic 1 voltage level
range of I/O balls. VCCQ may be either 2.5V to 3.6V
or 1.65V to 1.95V. Requires a 10 nF and 0.1 µF
capacitor.
Ground. All VSS balls must be connected.
Reserved signal. Not connected internally.
Future mDOC FBGA 12x18 devices will use this
ball. It is therefore recommended to connect this ball
to GND via a 1 µF capacitor to guarantee forward
compatibility.
Reserved signal.
Not connected internally. For forward compatibility
with future products, it is recommended to connect
this ball as DMA request (DMARQ#).
Reserved signal.
Not connected internally. For forward compatibility
with future products, it is recommended to connect
this ball as an external system clock input (CLK).
Reserved. Other reserved signals are not connected
internally and must be left floating to guarantee
forward compatibility with future products.
Mechanical. These balls are for mechanical
placement, and are not connected internally.
Data Sheet, Rev. 1.1
Power
Other
Description
mDOC H1 4Gb (512MByte) and 8Gb (1GByte)
Signal Type
95-DT-1104-01
Supply
Supply
Supply

Related parts for MD2433-D8G-V3Q18-X-P