MD2433-D8G-V3Q18-X-P SanDisk, MD2433-D8G-V3Q18-X-P Datasheet - Page 37

no-image

MD2433-D8G-V3Q18-X-P

Manufacturer Part Number
MD2433-D8G-V3Q18-X-P
Description
IC MDOC H1 8GB 115-FBGA
Manufacturer
SanDisk
Datasheet

Specifications of MD2433-D8G-V3Q18-X-P

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
8G (1G x 8)
Speed
64ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-30°C ~ 85°C
Package / Case
115-LFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MD2433-D8G-V3Q18-X-P
Manufacturer:
SANDISK
Quantity:
18 120
Part Number:
MD2433-D8G-V3Q18-X-P
Manufacturer:
M-SYSTEM
Quantity:
363
Part Number:
MD2433-D8G-V3Q18-X-P
Manufacturer:
SanDisk
Quantity:
10 000
5.10 Output Control Register
Description:
Address (hex): 1014H
37
Read/Write
Description
Reset Value
Bit No.
3, 5-7
0
4
Busy Enable. Controls the assertion of the BUSY# output during a download initiated by a
soft reset.
1: Enables the assertion of the BUSY# output
0: Disables the assertion of the BUSY# output
Upon the assertion of the RSTIN# input, this bit will be set automatically and the BUSY#
output signal will be asserted until completion of the download process.
Sticky Lock. This bit is the SW version of LOCK# input and logical LOCK signal is OR
between LOCK# input and this bit. This bit may be set by the host but cannot be cleared
until reset.
0: SLOCK negated
1: SLOCK asserted
Reserved for future use.
This register controls the behavior of certain output signals. This register is reset
by a hardware reset, not by entering Reset mode.
Note: When multiple devices are cascaded, writing to this register will affect all
Bit 7
0
devices regardless of the value of the ID[1:0] input.
RFU_0
Bit 6
0
Bit 5
0
Data Sheet, Rev. 1.1
SLOCK
Bit 4
0
Description
R/W
RFU_0
Bit 3
0
mDOC H1 4Gb (512MByte) and 8Gb (1GByte)
Bit 2
0
RFU_0
Bit 1
0
95-DT-1104-01
BSY_EN
Bit 0
1

Related parts for MD2433-D8G-V3Q18-X-P