
EP2S90F1020I4N | |
---|---|
Manufacturer Part Number | EP2S90F1020I4N |
Description | IC STRATIX II FPGA 90K 1020-FBGA |
Manufacturer | Altera |
Series | Stratix® II |
EP2S90F1020I4N datasheet |
|
Specifications of EP2S90F1020I4N | |||
---|---|---|---|
Number Of Logic Elements/cells | 90960 | Number Of Labs/clbs | 4548 |
Total Ram Bits | 4520488 | Number Of I /o | 758 |
Voltage - Supply | 1.15 V ~ 1.25 V | Mounting Type | Surface Mount |
Operating Temperature | -40°C ~ 100°C | Package / Case | 1020-FBGA |
Family Name | Stratix II | Number Of Logic Blocks/elements | 90960 |
# I/os (max) | 758 | Frequency (max) | 711.24MHz |
Process Technology | 90nm (CMOS) | Operating Supply Voltage (typ) | 1.2V |
Logic Cells | 90960 | Ram Bits | 4520488 |
Operating Supply Voltage (min) | 1.15V | Operating Supply Voltage (max) | 1.25V |
Operating Temp Range | -40C to 100C | Operating Temperature Classification | Industrial |
Mounting | Surface Mount | Pin Count | 1020 |
Package Type | FC-FBGA | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
Number Of Gates | - | Other names | 544-1920 EP2S90F1020I4N |
PrevNext
Figure 2–3. Direct Link Connection
Direct link interconnect from
left LAB, TriMatrix memory
block, DSP block, or IOE output
Direct link
interconnect
to left
Interconnect
LAB Control Signals
Each LAB contains dedicated logic for driving control signals to its ALMs.
The control signals include three clocks, three clock enables, two
asynchronous clears, synchronous clear, asynchronous preset/load, and
synchronous load control signals. This gives a maximum of 11 control
signals at a time. Although synchronous load and clear signals are
generally used when implementing counters, they can also be used with
other functions.
Each LAB can use three clocks and three clock enable signals. However,
there can only be up to two unique clocks per LAB, as shown in the LAB
control signal generation circuit in
enable signals are linked. For example, any ALM in a particular LAB
using the labclk1 signal also uses labclkena1. If the LAB uses both
the rising and falling edges of a clock, it also uses two LAB-wide clock
signals. De-asserting the clock enable signal turns off the corresponding
LAB-wide clock.
Each LAB can use two asynchronous clear signals and an asynchronous
load/preset signal. By default, the Quartus II software uses a NOT gate
push-back technique to achieve preset. If you disable the NOT gate
push-up option or assign a given register to power up high using the
Quartus II software, the preset is achieved using the asynchronous load
Altera Corporation
May 2007
Local
Figure
Stratix II Architecture
Direct link interconnect from
right LAB, TriMatrix memory
block, DSP block, or IOE output
ALMs
Direct link
interconnect
to right
2–4. Each LAB's clock and clock
Stratix II Device Handbook, Volume 1
2–5
Related parts for EP2S90F1020I4N | ||||
---|---|---|---|---|
Part Number | Description | Manufacturer | Datasheet | Request |
![]() |
CYCLONE II STARTER KIT EP2C20N | Altera |
| |
![]() |
ALTERA | Altera | ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns | Altera Corporation |
| |
![]() |
Classic EPLD | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP | Altera Corporation |
|