
EP2S90F1020I4N | |
---|---|
Manufacturer Part Number | EP2S90F1020I4N |
Description | IC STRATIX II FPGA 90K 1020-FBGA |
Manufacturer | Altera |
Series | Stratix® II |
EP2S90F1020I4N datasheet |
|
Specifications of EP2S90F1020I4N | |||
---|---|---|---|
Number Of Logic Elements/cells | 90960 | Number Of Labs/clbs | 4548 |
Total Ram Bits | 4520488 | Number Of I /o | 758 |
Voltage - Supply | 1.15 V ~ 1.25 V | Mounting Type | Surface Mount |
Operating Temperature | -40°C ~ 100°C | Package / Case | 1020-FBGA |
Family Name | Stratix II | Number Of Logic Blocks/elements | 90960 |
# I/os (max) | 758 | Frequency (max) | 711.24MHz |
Process Technology | 90nm (CMOS) | Operating Supply Voltage (typ) | 1.2V |
Logic Cells | 90960 | Ram Bits | 4520488 |
Operating Supply Voltage (min) | 1.15V | Operating Supply Voltage (max) | 1.25V |
Operating Temp Range | -40C to 100C | Operating Temperature Classification | Industrial |
Mounting | Surface Mount | Pin Count | 1020 |
Package Type | FC-FBGA | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
Number Of Gates | - | Other names | 544-1920 EP2S90F1020I4N |
PrevNext
The Stratix II clock networks can be disabled (powered down) by both
static and dynamic approaches. When a clock net is powered down, all
the logic fed by the clock net is in an off-state thereby reducing the overall
power consumption of the device.
The global and regional clock networks can be powered down statically
through a setting in the configuration (.sof or .pof) file. Clock networks
that are not used are automatically powered down through configuration
bit settings in the configuration file generated by the Quartus II software.
The dynamic clock enable/disable feature allows the internal logic to
control power up/down synchronously on GCLK and RCLK nets and
PLL_OUT pins. This function is independent of the PLL and is applied
directly on the clock network or PLL_OUT pin, as shown in
through 2–39.
1
Enhanced & Fast PLLs
Stratix II devices provide robust clock management and synthesis using
up to four enhanced PLLs and eight fast PLLs. These PLLs increase
performance and provide advanced clock interfacing and clock-
frequency synthesis. With features such as clock switchover,
spread-spectrum clocking, reconfigurable bandwidth, phase control, and
reconfigurable phase shifting, the Stratix II device’s enhanced PLLs
provide you with complete control of clocks and system timing. The fast
PLLs provide general purpose clocking with multiplication and phase
shifting as well as high-speed outputs for high-speed differential I/O
support. Enhanced and fast PLLs work together with the Stratix II
high-speed I/O and advanced clock architecture to provide significant
improvements in system performance and bandwidth.
Altera Corporation
May 2007
The following restrictions for the input clock pins apply:
•
CLK0 pin -> inclk[0] of CLKCTRL
•
CLK1 pin -> inclk[1] of CLKCTRL
•
CLK2 pin -> inclk[0] of CLKCTRL
•
CLK3 pin -> inclk[1] of CLKCTRL
In general, even CLK numbers connect to the inclk[0] port of
CLKCTRL, and odd CLK numbers connect to the inclk[1] port
of CLKCTRL.
Failure to comply with these restrictions will result in a no-fit
error.
Stratix II Device Handbook, Volume 1
Stratix II Architecture
Figures 2–37
2–57
Related parts for EP2S90F1020I4N | ||||
---|---|---|---|---|
Part Number | Description | Manufacturer | Datasheet | Request |
![]() |
CYCLONE II STARTER KIT EP2C20N | Altera |
| |
![]() |
ALTERA | Altera | ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns | Altera Corporation |
| |
![]() |
Classic EPLD | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP | Altera Corporation |
|