EP2S90F1020I4N

Manufacturer Part NumberEP2S90F1020I4N
DescriptionIC STRATIX II FPGA 90K 1020-FBGA
ManufacturerAltera
SeriesStratix® II
EP2S90F1020I4N datasheet
 

Specifications of EP2S90F1020I4N

Number Of Logic Elements/cells90960Number Of Labs/clbs4548
Total Ram Bits4520488Number Of I /o758
Voltage - Supply1.15 V ~ 1.25 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case1020-FBGA
Family NameStratix IINumber Of Logic Blocks/elements90960
# I/os (max)758Frequency (max)711.24MHz
Process Technology90nm (CMOS)Operating Supply Voltage (typ)1.2V
Logic Cells90960Ram Bits4520488
Operating Supply Voltage (min)1.15VOperating Supply Voltage (max)1.25V
Operating Temp Range-40C to 100COperating Temperature ClassificationIndustrial
MountingSurface MountPin Count1020
Package TypeFC-FBGALead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1920
EP2S90F1020I4N
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
Page 211
212
Page 212
213
Page 213
214
Page 214
215
Page 215
216
Page 216
217
Page 217
218
Page 218
219
Page 219
220
Page 220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
Page 220/238

Download datasheet (3Mb)Embed
PrevNext
Duty Cycle Distortion
Table 5–84. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3
Devices (Part 2 of 2)
Notes
(1),
Maximum DCD Based on I/O Standard of Input Feeding the DDIO
DDIO Column Output I/O
Standard
3.3/2.5 V
1.8 V
150
1.5-V LVCMOS
255
SSTL-2 Class I
175
SSTL-2 Class II
170
SSTL-18 Class I
155
SSTL-18 Class II
140
1.8-V HSTL Class I
150
1.8-V HSTL Class II
150
1.5-V HSTL Class I
150
1.5-V HSTL Class II
125
1.2-V HSTL
240
LVPECL
180
Notes to
Table
5–84:
(1)
Table 5–84
assumes the input clock has zero DCD.
(2)
The DCD specification is based on a no logic array noise condition.
Table 5–85. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -4 & -5
Devices (Part 1 of 2)
Notes
(1),
DDIO Column Output I/O
Standard
3.3-V LVTTL
3.3-V LVCMOS
2.5 V
1.8 V
1.5-V LVCMOS
SSTL-2 Class I
SSTL-2 Class II
5–84
Stratix II Device Handbook, Volume 1
(2)
Clock Port (No PLL in the Clock Path)
TTL/CMOS
SSTL-2
1.8/1.5 V
2.5 V
265
85
370
140
295
65
290
60
275
55
260
70
270
60
270
60
270
55
240
85
360
155
180
180
(2)
Maximum DCD Based on I/O Standard of Input Feeding the DDIO
Clock Port (No PLL in the Clock Path)
TTL/CMOS
3.3/2.5 V
1.8/1.5 V
440
495
390
450
375
430
325
385
430
490
355
410
350
405
1.2-V
Unit
SSTL/HSTL
HSTL
1.8/1.5 V
1.2 V
85
85
ps
140
140
ps
65
65
ps
60
60
ps
50
50
ps
70
70
ps
60
60
ps
60
60
ps
55
55
ps
85
85
ps
155
155
ps
180
180
ps
Unit
SSTL-2
SSTL/HSTL
2.5 V
1.8/1.5 V
170
160
ps
120
110
ps
105
95
ps
90
100
ps
160
155
ps
85
75
ps
80
70
ps
Altera Corporation
April 2011