MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 38

no-image

MPC8533EVTARJ

Manufacturer Part Number
MPC8533EVTARJ
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJ

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Ethernet Management Interface Electrical Characteristics
At recommended operating conditions with OV
Figure 22
38
MDC fall time
Notes:
1. The symbols used for timing specifications follow the pattern of t
2. This parameter is dependent on the platform clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of
3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods ±3 ns. For
4. t
inputs and t
data timing (MD) for the time t
Also, t
(V) relative to the t
convention is used with the appropriate letter: R (rise) or F (fall).
the MgmtClk Clock EC_MDC).
example, with a platform clock of 333 MHz, the min/max delay is 48 ns ± 3 ns. Similarly, if the platform clock is 400 MHz, the
min/max delay is 40 ns ± 3 ns).
plb_clk
Parameter/Condition
MDDVKH
is the platform (CCB) clock.
shows the MII management AC timing diagram.
(first two letters of functional block)(reference)(state)(signal)(state)
symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state
(Output)
MPC8533E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
MDC
(Input)
MDIO
MDIO
MDC
Table 36. MII Management AC Timing Specifications (continued)
clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter
Figure 22. MII Management Interface Timing Diagram
MDC
from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time.
t
MDCH
DD
Symbol
t
MDDVKH
is 3.3 V ± 5%.
t
MDHF
t
MDC
t
MDKHDX
1
Min
t
MDCF
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. For example, t
t
MDDXKH
t
Typ
MDCR
MDKHDX
Max
10
symbolizes management
Freescale Semiconductor
Unit
ns
Notes
for

Related parts for MPC8533EVTARJ