MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 43

no-image

MPC8533EVTARJ

Manufacturer Part Number
MPC8533EVTARJ
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJ

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Figure 23
Freescale Semiconductor
Local bus clock to output high impedance for LAD/LDP
Notes:
1. The symbols used for timing specifications follow the pattern of t
2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
3. All signals are measured from BV
4. Input timings are measured at the pin.
5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
6. t
7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between
inputs and t
timing (LB) for the input (I) to go invalid (X) with respect to the time the t
clock one (1). Also, t
the output (O) going invalid (X) or output hold time.
bypass mode to 0.4 × BV
through the component pin is less than or equal to the leakage current specification.
programmed with the LBCR[AHD] parameter.
complementary signals at BV
LBOTOT
is a measurement of the minimum time between the negation of LALE and any change in LAD. t
provides the AC test load for the local bus.
(first two letters of functional block)(reference)(state)(signal)(state)
Table 42. Local Bus General Timing Parameters (BV
MPC8533E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
LBKHOX
Parameter
DD
Output
symbolizes local bus timing (LB) for the t
of the signal in question for 1.8-V signaling levels.
DD
/2.
DD
/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL
Figure 23. Local Bus AC Test Load
Z
0
= 50 Ω
Symbol
t
LBKHOZ2
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. For example, t
1
LBK
LBK
clock reference (K) to go high (H), with respect to
R
clock reference (K) goes high (H), in this case for
L
DD
= 50 Ω
Min
= 1.8 V DC) (continued)
BV
DD
LBIXKH1
Max
2.6
/2
symbolizes local bus
LBOTOT
Unit
ns
is
Local Bus
Notes
for
5
43

Related parts for MPC8533EVTARJ