PCA9665PW,118 NXP Semiconductors, PCA9665PW,118 Datasheet - Page 64

IC CNTRLR PARALLEL/I2C 20TSSOP

PCA9665PW,118

Manufacturer Part Number
PCA9665PW,118
Description
IC CNTRLR PARALLEL/I2C 20TSSOP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCA9665PW,118

Package / Case
20-TSSOP
Controller Type
I²C Bus Controller
Interface
I²C
Voltage - Supply
2.3 V ~ 3.6 V
Current - Supply
100µA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-4070-2
935279244118
PCA9665PW-T
PCA9665PW-T
NXP Semiconductors
PCA9665_3
Product data sheet
Fig 24. Bus timing diagram; Buffered Master Transmitter mode
Fig 25. Bus timing diagram; Buffered Master Receiver mode
(1) 7-bit address + R/W = 0 byte and number of bytes sent = value programmed in I2CCOUNT register (BC[6:0]
(1) Number of bytes received = value programmed in I2CCOUNT register (BC[6:0]
Master PCA9665 writes data to slave transmitter.
Master PCA9665 reads data from slave transmitter.
SDA
condition
SDA
condition
SCL
SCL
INT
INT
START
START
from slave receiver
8.13 I
7-bit address
7-bit address
The diagrams
PCA9665 in master/slave functions.
2
C-bus timing diagrams, Buffered mode
R/W = 0
R/W = 1
from slave
(1)
ACK
ACK
(Figure 24
Rev. 03 — 12 August 2008
through
first byte
first byte
(1)
(1)
Figure
ACK
ACK
from master receiver
27) illustrate typical timing diagrams for the
n byte
n byte
Fm+ parallel bus to I
68).
(1)
(1)
no ACK
ACK
interrupt
PCA9665
© NXP B.V. 2008. All rights reserved.
2
002aab267
002aab268
STOP
condition
STOP
condition
C-bus controller
68).
64 of 90

Related parts for PCA9665PW,118