PCA9665PW,118 NXP Semiconductors, PCA9665PW,118 Datasheet - Page 68

IC CNTRLR PARALLEL/I2C 20TSSOP

PCA9665PW,118

Manufacturer Part Number
PCA9665PW,118
Description
IC CNTRLR PARALLEL/I2C 20TSSOP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCA9665PW,118

Package / Case
20-TSSOP
Controller Type
I²C Bus Controller
Interface
I²C
Voltage - Supply
2.3 V ~ 3.6 V
Current - Supply
100µA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-4070-2
935279244118
PCA9665PW-T
PCA9665PW-T
NXP Semiconductors
10. Application design-in information
PCA9665_3
Product data sheet
Fig 33. Application diagram using the 80C51
80C51
V
V
DD
SS
10.1 Specific applications
10.2 Add I
ALE
The PCA9665 is a parallel bus to I
devices to interface with I
not have an integrated I
I
devices, provide a higher frequency, lower voltage migration path for the PCF8584 and
convert 8 bits of parallel data to a serial bus to avoid running multiple traces across the
printed-circuit board.
As shown in
capable I
that need to interface with I
2
C-bus port. The PCA9665 can also be used to add more I
2
C-bus port
2
address bus
C-bus port for microcontrollers, microprocessors, custom ASICs, DSPs, etc.,
DECODER
Figure
34, the PCA9665 converts 8-bits of parallel data into a multiple master
Rev. 03 — 12 August 2008
V
2
8
DD
C-bus port and the designer does not want to ‘bit-bang’ the
2
C-bus or SMBus components, where the ‘smart’ device does
2
C-bus or SMBus components.
RD
WR
INT
RESET
A1
CE
D0 to D7
A0
PCA9665
2
C-bus controller that is designed to allow ‘smart’
V
V
DD
SS
SDA
SCL
Fm+ parallel bus to I
V
DD
SLAVE
2
C-bus ports to ‘smart’
INT
002aab035
PCA9665
© NXP B.V. 2008. All rights reserved.
2
SLAVE
C-bus controller
RESET
V
DD
68 of 90

Related parts for PCA9665PW,118