PIC18F4520-I/P Microchip Technology Inc., PIC18F4520-I/P Datasheet - Page 380

• Manufacturer Part Number: PIC18F4520-I/P
• Description: 40 Pin, 32 KB Flash, 1536 RAM, 36 I/O
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18F4520-I/P

• A/d Inputs: 13-Channel, 10-Bit
• Comparators: 2
• Cpu Speed: 10 MIPS
• Eeprom Memory: 256 Bytes
• Input Output: 36
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 40-pin PDIP
• Programmable Memory: 32K Bytes
• Ram Size: 1.5K Bytes
• Speed: 40 MHz
• Timers: 1-8-bit, 3-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

PIC18F2420/2520/4420/4520
H
Hardware Multiplier ............................................................ 89
High/Low-Voltage Detect ................................................. 243
HLVD. See High/Low-Voltage Detect.
I
I/O Ports ........................................................................... 105
I
ID Locations ............................................................. 249, 266
INCF ................................................................................. 288
INCFSZ ............................................................................ 289
In-Circuit Debugger .......................................................... 266
In-Circuit Serial Programming (ICSP) ...................... 249, 266
Indexed Literal Offset Addressing
Indexed Literal Offset Mode ............................................. 314
Indirect Addressing ............................................................ 69
INFSNZ ............................................................................ 289
DS39631A-page 378
2
C Mode (MSSP)
Introduction ................................................................ 89
Operation ................................................................... 89
Performance Comparison .......................................... 89
Applications .............................................................. 246
Associated Registers ............................................... 247
Characteristics ......................................................... 339
Current Consumption ............................................... 245
Effects of a Reset ..................................................... 247
Operation ................................................................. 244
Setup ........................................................................ 245
Start-up Time ........................................................... 245
Typical Application ................................................... 246
Acknowledge Sequence Timing ............................... 194
Baud Rate Generator ............................................... 187
Bus Collision
Clock Arbitration ....................................................... 188
Clock Stretching ....................................................... 180
Clock Synchronization and the CKP Bit (SEN = 1) .. 181
Effects of a Reset ..................................................... 195
General Call Address Support ................................. 184
I
Master Mode ............................................................ 185
Multi-Master Communication, Bus Collision
Multi-Master Mode ................................................... 195
Operation ................................................................. 174
Read/Write Bit Information (R/W Bit) ............... 174, 175
Registers .................................................................. 170
Serial Clock (RC3/SCK/SCL) ................................... 175
Slave Mode .............................................................. 174
Sleep Operation ....................................................... 195
Stop Condition Timing .............................................. 194
and Standard PIC18 Instructions ............................. 314
2
C Clock Rate w/BRG ............................................. 187
During Sleep .................................................... 247
During a Repeated Start Condition .................. 198
During a Stop Condition ................................... 199
10-Bit Slave Receive Mode (SEN = 1) ............. 180
10-Bit Slave Transmit Mode ............................. 180
7-Bit Slave Receive Mode (SEN = 1) ............... 180
7-Bit Slave Transmit Mode ............................... 180
Operation ......................................................... 186
Reception ......................................................... 191
Repeated Start Condition Timing ..................... 190
Start Condition Timing ..................................... 189
Transmission .................................................... 191
and Arbitration .................................................. 195
Addressing ....................................................... 174
Reception ......................................................... 175
Transmission .................................................... 175
Preliminary
Initialization Conditions for all Registers ...................... 49–52
Instruction Cycle ................................................................ 57
Instruction Flow/Pipelining ................................................. 57
Instruction Set .................................................................. 267
Clocking Scheme ....................................................... 57
ADDLW .................................................................... 273
ADDWF .................................................................... 273
ADDWF (Indexed Literal Offset Mode) .................... 315
ADDWFC ................................................................. 274
ANDLW .................................................................... 274
ANDWF .................................................................... 275
BC ............................................................................ 275
BCF ......................................................................... 276
BN ............................................................................ 276
BNC ......................................................................... 277
BNN ......................................................................... 277
BNOV ...................................................................... 278
BNZ ......................................................................... 278
BOV ......................................................................... 281
BRA ......................................................................... 279
BSF .......................................................................... 279
BSF (Indexed Literal Offset Mode) .......................... 315
BTFSC ..................................................................... 280
BTFSS ..................................................................... 280
BTG ......................................................................... 281
BZ ............................................................................ 282
CALL ........................................................................ 282
CLRF ....................................................................... 283
CLRWDT ................................................................. 283
COMF ...................................................................... 284
CPFSEQ .................................................................. 284
CPFSGT .................................................................. 285
CPFSLT ................................................................... 285
DAW ........................................................................ 286
DCFSNZ .................................................................. 287
DECF ....................................................................... 286
DECFSZ .................................................................. 287
Extended Instruction Set ......................................... 309
General Format ........................................................ 269
GOTO ...................................................................... 288
INCF ........................................................................ 288
INCFSZ .................................................................... 289
INFSNZ .................................................................... 289
IORLW ..................................................................... 290
IORWF ..................................................................... 290
LFSR ....................................................................... 291
MOVF ...................................................................... 291
MOVFF .................................................................... 292
MOVLB .................................................................... 292
MOVLW ................................................................... 293
MOVWF ................................................................... 293
MULLW .................................................................... 294
MULWF .................................................................... 294
NEGF ....................................................................... 295
NOP ......................................................................... 295
Opcode Field Descriptions ....................................... 268
POP ......................................................................... 296
PUSH ....................................................................... 296
RCALL ..................................................................... 297
RESET ..................................................................... 297
RETFIE .................................................................... 298
RETLW .................................................................... 298
RETURN .................................................................. 299
RLCF ....................................................................... 299
RLNCF ..................................................................... 300
 2004 Microchip Technology Inc.