TXC-03453BROG Transwitch Corporation, TXC-03453BROG Datasheet - Page 89

• Manufacturer Part Number: TXC-03453BROG
• Manufacturer: Transwitch Corporation

Specifications of TXC-03453BROG

• Screening Level: Industrial
• Package Type: BGA
• Lead Free Status / Rohs Status: Compliant

XAA, XAB
XAC, XAD
XAE, XAF
Address
XA3
XA4
XA5
XA6
XA7
XA8
XA9
XFF
7-0
7-0
7-0
7-0
Bit
7-0
7-0
7-0
7-0
7-0
7-0
7-0
Proprietary TranSwitch Corporation Information for use Solely by its Customers
Error Counter
REI Counter Remote Error Indication (REI) Error Counter: Counts the REI error
TUG-3 NDF
DEC Count Negative Justification (Decrement) Counter: Counts the number of neg-
DEC Count
B3 Counter B3 Parity Error Counter: Counts the number of B3 errors between the
INC Count
NDF Count New Data Flag (NDF) Counter: Counts the number of the incoming J1
INC Count
CV/PRBS
High Byte
Snapshot
Common
B3 Block
Symbol
TUG-3
TUG-3
Count
Count
Positive Justification (Increment) Counter: Counts the number of posi-
tive (increment) pointer movements in the AUG/VC-4 or STS-3/STS-1
based on incoming J1 movements in the C1J1 signal.
ative (decrement) pointer movements in the AUG/VC-4 or STS-3/STS-1
based on the incoming J1 movements in the C1J1 signal.
movements for the AUG/VC-4 or STS-3/STS-1 in the C1J1 signal.
TUG-3 Positive Justification (Increment) Counter: Counts the number
of positive (increment) pointer movements in the TUG-3, based on inter-
pretation of H1 and H2.
TUG-3 Negative Justification (Decrement) Counter: Counts the number
of negative (decrement) pointer movements in the TUG-3, based on inter-
pretation of H1 and H2.
TUG-3 New Data Flag (NDF) Counter: Counts the number of New Data
Flags (NDFs) or new pointers in the TUG-3 pointer (H1/H2).
B3 Block Error Counter: Counts the number of B3 blocks which are
received in error. One or more B3 errors per frame is equal to one block
error.
count indication received in bits 1 through 4 of the G1 byte when control bit
REIBLK is a 0. When control bit REIBLK is a 1, one or more REI errors are
counted as one block error. Register location XAAH is defined as the low
order byte, while register location XABH is the high order byte of the 16-bit
counter. After reading the low order byte from register location XAAH the
stored simultaneous value of the corresponding high order byte (XABH)
should be read from XFFH.
incoming received B3 byte and the calculated value. Register location
XACH is defined as the low order byte, while register location XADH is the
high order byte of the 16-bit counter. After reading the low order byte from
register location XACH, the stored simultaneous value of the correspond-
ing high order byte (XADH) should be read from XFFH.
HDB3/B3ZS Coding Violations/PRBS Error Counter: Counts the num-
ber of internal coding violation errors detected when the positive/negative
rail interface is selected. Register location XAEH is defined as the low
order byte while register location XAFH is the high order byte of the 16-bit
counter. When control bit ENANA is set to 1, PRBS errors are counted
instead when the internal PRBS test analyzer is in lock (i.e., no OOL
alarm). After reading the low order byte from XAEH the stored simulta-
neous value of the corresponding high order byte (XAFH) should be read
from XFFH.
Common High Order Byte Counter Snapshot: This location contains a
copy of the high order byte value that existed when the low order byte of a
16-bit counter was last read (i.e., registers XABH, XADH, or XAFH).
DATA SHEET
- 89 of 96 -
Description
PRELIMINARY TXC-03453B-MB, Ed. 3
TXC-03453B
September 2003
TL3M