UPD75518 NEC, UPD75518 Datasheet - Page 80

no-image

UPD75518

Manufacturer Part Number
UPD75518
Description
4 BIT SINGLE-CHIP MICROCOMPUTER
Manufacturer
NEC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD75518GF-152
Manufacturer:
NEC
Quantity:
40
Part Number:
UPD75518GF-169
Manufacturer:
ST
Quantity:
103
Part Number:
UPD75518GF-245-3B9
Manufacturer:
NEC
Quantity:
275
Part Number:
UPD75518GF-245-3B9
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD75518GF-347
Manufacturer:
CORERIVER
Quantity:
930
Part Number:
UPD75518QF
Manufacturer:
ROHM
Quantity:
11 970
80
(4) Configuration and operation when the timer/pulse generator is used in the PWM pulse generation mode
Fig. 4-32 shows the configuration when the timer/pulse generator is used in the PWM pulse generation
mode.
The PWM pulse generation mode is selected by setting TPGM0 to 0. TPGM5 and TPGM7 are set to 1 to
enable pulse output. In the PWM mode, the PWM pulse signal can be output on the PPO pin, and IRQTPG
can be set at intervals of a fixed time period (2
PWM pulses output by the PD75518(A) are active-low and have an accuracy of 14 bits. This pulse signal
is applicable for electronic tuning and control of a DC motor when it is integrated by an external low-pass
filter and is converted to analog voltage. (See Fig. 4-33.)
The PWM pulse signal is generated by combining the basic period determined by 2
period by 2
Table 4-8 lists the basic and secondary periods by oscillator frequency.
The low-level width of a PWM pulse depends on the 14-bit modulo latch value. The upper 8 bits of the
modulo latch are transferred from the 8 bits of MODH, and the lower 6 bits of the latch are transferred
from the upper 6 bits of MODL.
When the PWM pulse signal is converted to analog form, the voltage level of the analog output is obtained
as follows:
V
V
To prevent an incorrect PWM pulse from being output by unstable modulo latch data being rewritten, the
instructions, then in the 14-bit data which is to be transferred to the modulo latch at one time. This transfer
is referred to as reloading, and it is controlled by TPGM3. If TPGM3 is 0, reloading is disabled, and if it
is 1, reloading is enabled. Follow the procedure below to rewrite the modulo latch contents:
(iii)
Cautions 1.
(ii)
PD75518(A) allows correct data to be written in MODH and MODL beforehand with 8-bit manipulation
AN
ref
(i)
: Reference voltage of external switching circuitry
= V
Clear TPGM3 to disable reloading.
Change the MODH and MODL contents.
Set TPGM3 to enable reloading.
ref
2.
3.
15
Value of modulo latch
/f
If the modulo register H (MODH) is set to 0, the PWM pulse generator cannot function
normally. So be sure to set MODH to a value from 1 to 255.
If the lower 2 bits of the modulo register L (MODL) is read, the read result is unpredictable.
If the modulo latch is changed in a shorter period than the PWM pulse basic period
2
X
10
so that the time constant of the external low-pass filter can be decreased.
/f
X
Basic period (2
Secondary period (2
2
(171 s: at 6.0 MHz or 244 s: at 4.19 MHz), PWM pulses do not change.
14
Table 4-8 Basic and Secondary Periods
10
/f
X
)
15
/f
X
)
15
f
/f
X
X
5.46 ms
= 6.0 MHz
171 s
= 5.46 ms: at 6.0 MHz or 2
f
X
= 4.19 MHz
7.81 ms
244 s
15
/f
X
= 7.81 ms: At 4.19 MHz).
10
/f
X
and the secondary
PD75518(A)

Related parts for UPD75518