wm8953 Wolfson Microelectronics plc, wm8953 Datasheet - Page 58

• Manufacturer Part Number: wm8953
• Description: Low Power Stereo Adc With Pll And Tdm Interface Low Power Stereo Adc With Pll And Tdm Interface
• Manufacturer: Wolfson Microelectronics plc

WM8953
w
Figure 32 TDM with WM8953 as Master
Figure 34 TDM with Processor as Master
Note: The WM8953 is a 24-bit device. If the user operates the WM8953 in 32-bit mode then the 8
LSBs are not driven. It is therefore recommended to add a pull-down resistor if necessary to the
ADCDAT line in TDM mode.
BCLK DIVIDE
The BCLK frequency is controlled by BCLK_DIV. The BCLK frequency must be set appropriately to
support the sample rate of the ADC.
Internal clock divide and phase control mechanisms ensure that the BCLK and ADCLRC edges will
occur in a predictable and repeatable position relative to each other and to the data for a given
combination of ADC sample rate and BCLK_DIV settings.
See “Clocking and Sample Rates” section for more information.
Figure 33 TDM with Other ADC as Master
PD, January 2009, Rev 4.0
Production Data
58