ML610Q412P-NNNTB03A7 Rohm Semiconductor, ML610Q412P-NNNTB03A7 Datasheet - Page 57

• Manufacturer Part Number: ML610Q412P-NNNTB03A7
• Description: MCU 8BIT 16K FLASH 120-TQFP
• Manufacturer: Rohm Semiconductor

Specifications of ML610Q412P-NNNTB03A7

• Core Processor: nX-U8/100
• Core Size: 8-Bit
• Speed: 625kHz
• Connectivity: I²C, SSP, UART/USART
• Peripherals: LCD, POR, PWM, WDT
• Number Of I /o: 14
• Program Memory Size: 16KB (8K x 16)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.1 V ~ 3.6 V
• Data Converters: A/D 2x12b, 2x24b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

4.3.3
4.3.3.1
The STOP mode is the state where low-speed oscillation and high-speed oscillation stop and the CPU and peripheral
circuits stop the operation.
When the stop code acceptor is enabled by writing “5nH”(n: an arbitrary value) and “0AnH”(n: an arbitrary value) to
the stop code acceptor (STPACP) sequentially and the STP bit of the standby control register (SBYCON) is set to “1”,
the STOP mode is entered. When the STOP mode is set, the stop code acceptor is disabled.
When a NMI interrupt request or an interrupt-enabled (the interrupt enable flag is “1”) P00 to P003 interrupt request is
issued, the STP bit is set to “0”, the STOP mode is released, and the mode is returned to the program run mode.
When the stop code acceptor is in the enabled state and the STP bit of SBYCON is set to “1”, the STOP mode is
entered, stopping low-speed oscillation and high-speed oscillation.
When the NMI interrupt request or the interrupt-enabled (the interrupt enable flag is “1”) P00 to P03 interrupt request
is issued, the STP bit is set to “0” and low-speed oscillation restarts. If the high-speed clock was oscillating before the
STOP mode is entered, the high-speed oscillation restarts. When the high-speed clock was not oscillating before the
STOP mode is entered, high-speed oscillation does not start.
When an interrupt request occurs, the STOP mode is released after the elapse of the low-speed oscillation start time
(TXTL) and the low-speed clock (LSCLK) oscillation settling time (8192-pulse count), the mode is returned to the
program mode, and the low-speed clock (LSCLK) restarts supply to the peripheral circuits. If the high-speed clock
already started oscillation at this time, the high-speed clocks (OSCLK and HSCLK) also restart supply to the peripheral
circuits.
For the low-speed oscillation start time (TXTL), see the “Electrical Characteristics” Section in Appendix C.
Figure 4-3 shows the operation waveforms in STOP mode when CPU operates with the low-speed clock.
High-speed oscillation
Figure 4-3 Operation Waveforms in STOP Mode When CPU Operates with Low-Speed Clock
Low-speed oscillation
SBYCON.STP bit
Interrupt request
STOP Mode
STOP Mode When CPU Operates with Low-Speed Clock
waveform
waveform
SYSCLK
HSCLK
LSCLK
Program operating mode
Oscillation waveform
HSCLK waveform
4 – 12
ML610Q411/ML610Q412/ML610Q415 User’s Manual
Hiz
STOP mode
T
XTL
Oscillation
Low-speed oscillation
8192-pulse count
waveform
Chapter 4 MCU Control Function
Program operating mode
Oscillation waveform
HSCLK waveform