Z85C3010PSG Zilog, Z85C3010PSG Datasheet - Page 69

• Manufacturer Part Number: Z85C3010PSG
• Description: IC 10MHZ Z8500 CMOS SCC 40-DIP
• Manufacturer: Zilog
• Series: SCCr

Specifications of Z85C3010PSG

• Processor Type: Z80
• Features: Error Detection and Multiprotocol Support
• Speed: 10MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Cpu Speed: 8MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 85
• Rohs Compliant: Yes
• Clock Frequency: 10MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 269-3934; Z85C3010PSG

SCC™/ESCC™ User’s Manual
SCC/ESCC Ancillary Support Circuitry
3.4 DPLL DIGITAL PHASE-LOCKED LOOP (Continued)
3.4.1 DPLL Operation in the NRZI Mode
To operate in NRZI mode, the DPLL must be supplied with
a clock that is 32 times the data rate. The DPLL uses this
clock, along with the receive data, to construct receive and
transmit clock outputs that are phased to properly receive
and transmit data.
To do this, the DPLL divides each bit cell into four regions,
and makes an adjustment to the count cycle of the 5-bit
counter dependent upon the region a transition on the re-
ceive data input occurred (Figure 3-6).
Ordinarily, a bit-cell boundary occurs between count 15
and count 16, and the DPLL output causes the data to be
sampled in the middle of the bit cell. However, four differ-
ent situations can occur:
If the bit-cell boundary (from space to mark) occurs any-
where during the second half of count 15 or the first half of
count 16, the DPLL allows the transition without making a
correction to its count cycle.
While the DPLL is in search mode, the counter remains at
count 16, where the DPLL outputs are both High. The
missing clock latches in the DPLL, which may be accessed
3-8
Correction
DPLL Out
Bit Cell
Count
16
No Change
17
18 19 20
21 22 23 24 25 26 27 28 29 30 31
Add One Count
Figure 3-6. DPLL in NRZI Mode
If the bit cell boundary (from space to mark) occurs be-
tween the middle of count 16 and count 31, the DPLL is
sampling the data too early in the bit cell. In response to
this, the DPLL extends its count by one during the next 0
to 31 counting cycle, which effectively moves the edge of
the clock that samples the receive data closer to the center
of the bit cell.
If the transition occurs between count 0 and the middle of
count 15, the output of the DPLL is sampling the data too
late in the bit cell. To correct this, the DPLL shortens its
count by one during the next 0 to 31 counting cycle, which
effectively moves the edge of the clock that samples the
receive data closer to the center of the bit cell.
If the DPLL does not see any transition during a counting cy-
cle, no adjustment is made in the following counting cycle.
If an adjustment to the counting cycle is necessary, the
DPLL modifies count 5, either deleting it or doubling it.
Thus, only the Low time of the DPLL output is lengthened
or shortened.
in RR10, are not used in NRZI mode. An example of the
DPLL in operation is shown in Figure 3-7.
0
1
2
3
4
Subtract One Count
5
6
7
8
9
10
11
UM010901-0601
No Change
12 13 14
15