KSZ8851-32MQLI Micrel Inc, KSZ8851-32MQLI Datasheet - Page 6

• Manufacturer Part Number: KSZ8851-32MQLI
• Description: IC CTLR MAC/PHY NON PCI 128PQFP
• Manufacturer: Micrel Inc

Specifications of KSZ8851-32MQLI

• Controller Type: Ethernet Controller, MAC/PHY
• Interface: Bus
• Voltage - Supply: 1.8V, 2.5V, 3.3V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 128-MQFP, 128-PQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Other names: 576-3630; KSZ8851-32MQLI

Micrel, Inc.
KSZ8851-16/32 MQL/MQLI
Wakeup Frame 2 Byte Mask 1 Register (0x56 – 0x57): WF2BM1 ................................................................................ 56
Wakeup Frame 2 Byte Mask 2 Register (0x58 – 0x59): WF2BM2 ................................................................................ 56
Wakeup Frame 2 Byte Mask 3 Register (0x5A – 0x5B): WF2BM3................................................................................ 56
0x5C – 0x5F: Reserved .................................................................................................................................................. 56
Wakeup Frame 3 CRC0 Register (0x60 – 0x61): WF3CRC0 ........................................................................................ 56
Wakeup Frame 3 CRC1 Register (0x62 – 0x63): WF3CRC1 ........................................................................................ 56
Wakeup Frame 3 Byte Mask 0 Register (0x64 – 0x65): WF3BM0 ................................................................................ 56
Wakeup Frame 3 Byte Mask 1 Register (0x66 – 0x67): WF3BM1 ................................................................................ 56
Wakeup Frame 3 Byte Mask 2 Register (0x68 – 0x69): WF3BM2 ................................................................................ 57
Wakeup Frame 3 Byte Mask 3 Register (0x6A – 0x6B): WF3BM3................................................................................ 57
0x6C – 0x6F: Reserved .................................................................................................................................................. 57
Transmit Control Register (0x70 – 0x71): TXCR............................................................................................................ 57
Transmit Status Register (0x72 – 0x73): TXSR ............................................................................................................. 58
Receive Control Register 1 (0x74 – 0x75): RXCR1 ....................................................................................................... 58
Receive Control Register 2 (0x76 – 0x77): RXCR2 ....................................................................................................... 59
TXQ Memory Information Register (0x78 – 0x79): TXMIR ............................................................................................ 60
0x7A – 0x7B: Reserved .................................................................................................................................................. 60
Receive Frame Header Status Register (0x7C – 0x7D): RXFHSR ............................................................................... 60
Receive Frame Header Byte Count Register (0x7E – 0x7F): RXFHBCR...................................................................... 61
TXQ Command Register (0x80 – 0x81): TXQCR .......................................................................................................... 61
RXQ Command Register (0x82 – 0x83): RXQCR.......................................................................................................... 61
TX Frame Data Pointer Register (0x84 – 0x85): TXFDPR............................................................................................. 62
RX Frame Data Pointer Register (0x86 – 0x87): RXFDPR............................................................................................ 63
0x88 – 0x8B: Reserved .................................................................................................................................................. 63
RX Duration Timer Threshold Register (0x8C – 0x8D): RXDTTR ................................................................................. 63
RX Data Byte Count Threshold Register (0x8E – 0x8F): RXDBCTR ............................................................................ 64
Interrupt Enable Register (0x90 – 0x91): IER ................................................................................................................ 64
Interrupt Status Register (0x92 – 0x93): ISR ................................................................................................................. 65
0x94 – 0x9B: Reserved .................................................................................................................................................. 66
RX Frame Count & Threshold Register (0x9C – 0x9D): RXFCTR................................................................................. 66
TX Next Total Frames Size Register (0x9E – 0x9F): TXNTFSR ................................................................................... 66
MAC Address Hash Table Register 0 (0xA0 – 0xA1): MAHTR0.................................................................................... 66
MAC Address Hash Table Register 1 (0xA2 – 0xA3): MAHTR1.................................................................................... 66
MAC Address Hash Table Register 2 (0xA4 – 0xA5): MAHTR2.................................................................................... 67
MAC Address Hash Table Register 3 (0xA6 – 0xA7): MAHTR3.................................................................................... 67
0xA8 – 0xAF: Reserved.................................................................................................................................................. 67
Flow Control Low Watermark Register (0xB0 – 0xB1): FCLWR.................................................................................... 67
Flow Control High Watermark Register (0xB2 – 0xB3): FCHWR................................................................................... 67
Flow Control Overrun Watermark Register (0xB4 – 0xB5): FCOWR............................................................................. 67
0xB6 – 0xBF: Reserved.................................................................................................................................................. 68
Chip ID and Enable Register (0xC0 – 0xC1): CIDER .................................................................................................... 68
0xC2 – 0xC5: Reserved ................................................................................................................................................. 68
Chip Global Control Register (0xC6 – 0xC7): CGCR..................................................................................................... 68
Indirect Access Control Register (0xC8 – 0xC9): IACR ................................................................................................. 68
0xCA – 0xCF: Reserved ................................................................................................................................................. 69
Indirect Access Data Low Register (0xD0 – 0xD1): IADLR............................................................................................ 69
Indirect Access Data High Register (0xD2 – 0xD3): IADHR .......................................................................................... 69
Power Management Event Control Register (0xD4 – 0xD5): PMECR........................................................................... 69
August 2009
6
M9999-083109-2.0