MC68HC908AP16CFA MOTOROLA [Motorola, Inc], MC68HC908AP16CFA Datasheet - Page 329

• Manufacturer Part Number: MC68HC908AP16CFA
• Description: Microcontrollers
• Manufacturer: MOTOROLA [Motorola, Inc]

MC68HC908AP Family — Rev. 2.5
MOTOROLA
MMTXAK — MMIIC Transmit Acknowledge Enable
REPSEN — Repeated Start Enable
MMCRCBYTE — MMIIC CRC Byte
This bit is set to disable the MMIIC from sending out an acknowledge
signal to the bus at the 9th clock bit after receiving 8 data bits. When
MMTXAK is cleared, an acknowledge signal will be sent at the 9th
clock bit. Reset clears this bit.
This bit is set to enable repeated START signal to be generated when
in master mode transfer (MMAST = 1). The REPSEN bit is cleared by
hardware after the completion of repeated START signal or when the
MMAST bit is cleared. Reset clears this bit.
In receive mode, this bit is set by software to indicate that the next
receiving byte will be the packet error checking (PEC) data.
In master receive mode, after completion of CRC generation on the
received PEC data, an acknowledge signal is sent if MMTXAK = 0; no
acknowledge is sent If MMTXAK = 1.
In slave receive mode, no acknowledge signal is sent if a CRC error
is detected on the received PEC data. If no CRC error is detected, an
acknowledge signal is sent if MMTXAK = 0; no acknowledge is sent If
MMTXAK = 1.
Under normal operation, the user software should clear MMTXAK bit
before setting MMCRCBYTE bit to ensure that an acknowledge signal
is sent when no CRC error is detected.
The MMCRCBYTE bit should not be set in transmit mode. This bit is
cleared by the next START signal. Reset also clears this bit.
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = MMIIC does not send acknowledge signals at 9th clock bit
0 = MMIIC sends acknowledge signal at 9th clock bit
1 = Repeated START signal will be generated if MMAST bit is set
0 = No repeated START signal will be generated
1 = Next receiving byte is the packet error checking (PEC) data
0 = Next receiving byte is not PEC data
Go to: www.freescale.com
Multi-Master IIC Interface (MMIIC)
MMIIC I/O Registers
Data Sheet
329