HD643303x Hitachi, HD643303x Datasheet - Page 342

• Manufacturer Part Number: HD643303x
• Description: Hitachi Microcomputer
• Manufacturer: Hitachi

Bit 5—Overrun Error (ORER): Indicates that data reception ended abnormally due to an
overrun error.
Bit 5
ORER
0
1
Notes: 1. Clearing the RE bit to 0 in SCR does not affect the ORER flag, which retains its
Bit 4—Framing Error (FER): Indicates that data reception ended abnormally due to a framing
error in asynchronous mode.
Bit 4
FER
0
1
Notes: 1. Clearing the RE bit to 0 in SCR does not affect the FER flag, which retains its previous
2. RDR continues to hold the receive data before the overrun error, so subsequent receive
2. When the stop bit length is 2 bits, only the first bit is checked. The second stop bit is not
Receiving is in progress or has ended normally
Description
Receiving is in progress or has ended normally
Description
[Clearing conditions]
The chip is reset or enters standby mode.
Software reads ORER while it is set to 1, then writes 0.
A receive overrun error occurred
[Setting condition]
Reception of the next serial data ends when RDRF = 1.
[Clearing conditions]
The chip is reset or enters standby mode.
Software reads FER while it is set to 1, then writes 0.
A receive framing error occurred
[Setting condition]
The stop bit at the end of receive data is checked and found to be 0.
previous value.
data is lost. Serial receiving cannot continue while the ORER flag is set to 1. In
synchronous mode, serial transmitting is also disabled.
value.
checked. When a framing error occurs the SCI transfers the receive data into RDR but
does not set the RDRF flag. Serial receiving cannot continue while the FER flag is set
to 1. In synchronous mode, serial transmitting is also disabled.
*2
*2
327
(Initial value)
(Initial value)
*1
*1