1893AFLF IDT, 1893AFLF Datasheet - Page 70

• Manufacturer Part Number: 1893AFLF
• Description: Ethernet ICs 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER
• Manufacturer: IDT
• Type: Integrated PHY Transceiverr

Specifications of 1893AFLF

• Rohs: yes
• Product: Ethernet Transceivers
• Data Rate: 10 Mb/s, 100 Mb/s
• Supply Voltage - Max: 3.47 V
• Supply Voltage - Min: 3.14 V
• Maximum Operating Temperature: + 70 C
• Package / Case: SSOP-48
• Ethernet Connection Type: 100Base-TX, 10Base-T
• Maximum Supply Current: 160 mA
• Minimum Operating Temperature: 0 C
• Standard Supported: 802.3
• Part # Aliases: ICS1893AFLF

8.5 Register 3: PHY Identifier Register
8.5.1 OUI bits 19-24 (bits 3.15:10)
ICS1893AF, Rev D 10/26/04
Table 8-9
that are part of a set defined by the ISO/IEC specification. This register stores the following:
•
•
•
All the bits in the two PHY Identifier Registers are Command Override Write bits. An STA can read them at
any time without condition. However, An STA can modify these register bits only when the Command
Register Override bit (bit 16.15) is enabled with a logic one.
Note:
Table 8-9. PHY Identifier Register (Register 3 [0x03])
The most-significant 6 bits of register 3 (that is, bits 3.15:10) include OUI bits 19 through 24. OUI bit 19 is
stored in bit 3.15, while OUI bit 24 is stored in bit 3.10.
3.15
3.14
3.13
3.12
3.10
3.11
Part of the OUI [see the text in
Manufacturer’s PHY Model Number
Manufacturer’s PHY Revision Number
3.9
3.8
3.7
3.6
3.5
3.4
3.3
3.2
3.1
3.0
Bit
ICS1893AF Data Sheet - Release
For an explanation of acronyms used in
OUI bit 19 | s
OUI bit 20 | t
OUI bit 21 | u
OUI bit 22 | v
OUI bit 23 | w
OUI bit 24 | x
Manufacturer’s Model Number bit 5
Manufacturer’s Model Number bit 4
Manufacturer’s Model Number bit 3
Manufacturer’s Model Number bit 2
Manufacturer’s Model Number bit 1
Manufacturer’s Model Number bit 0
Revision Number bit 3
Revision Number bit 2
Revision Number bit 1
Revision Number bit 0
lists the bits for PHY Identifier Register (Register 3), which is one of two PHY Identifier Registers
Definition
Copyright © 2004, Integrated Circuit Systems, Inc.
Section 8.4, “Register 2: PHY Identifier
All rights reserved.
When Bit = 0 When Bit = 1
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
70
Table
8-5, see
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
Chapter 1, “Abbreviations and
Access
Chapter 8 Management Register Set
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
Register”]
Function
Special
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Default
October, 2004
Acronyms”.
1
1
1
1
0
1
0
0
0
1
0
0
0
0
0
1
Hex
F
4
4
1