IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 146
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 146 of 422
- Download datasheet (6Mb)
9–4
Linking the Mask Parameters to the Block Parameters
Making the Library Block Read Only
DSP Builder Standard Blockset User Guide
f
Table 9–3. Parameters for the Mask Editor
3. Click OK in the Mask Editor dialog box.
4. Double-click on the DelayFIFO block in your NewLib model to display the Block
5. Specify a Delay of 5.
6. Click OK in the Block Parameters dialog box.
7. Click Save on the File menu to save your library model.
For more information about the Mask Editor, refer to the MATLAB Help.
To pass parameters from the symbol’s mask into the block, use a model workspace
variable, by following these steps:
1. Double-click the DRB block in the NewLib/DelayFIFO window to open the Block
2. Copy the mask parameter variable name d from the Parameters tab of the Mask
3. Click OK to close the Shift Taps Block Parameters dialog box.
4. Close your model window.
Make a library block read only so that you do not accidentally edit it in a design
model. To set the read and write permissions, follow these steps:
Icon Tab
Frame
Transparency
Rotation
Units
Drawing Commands
Parameters Tab
Prompt
Variable
Documentation Tab
Mask type
Mask description
Parameters dialog box.
Parameters dialog box.
Editor into the Distance Between Taps field in the Block Parameters dialog box.
Parameter
Preliminary
Visible
Opaque
Fixed
Autoscale
port_label('input',1,'din');
port_label('input',2,'ena');
port_label('output',1,'dout');
fprintf('Delay %d',d)
Delay
d
SubSystem AlteraBlockSet
RAM-Based Delay Element
Altera Corporation
Chapter 9: Using Custom Library Blocks
Value
© June 2010 Altera Corporation
Creating a Custom Library Block
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: