IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 207
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 207 of 422
- Download datasheet (6Mb)
Chapter 1: AltLab Library
TestBench
Figure 1–6. Example With the Subsystem Builder Block
TestBench
Table 1–19. TestBench Block Parameters
© June 2010 Altera Corporation
Enable Testbench generation On or Off
Compare against HDL
Generate HDL
Run Simulink
Run ModelSim
Launch GUI
Compare Results
Mark ModelSim Unknowns
(X’s) as
Maximum number of
mismatches to display
Name
1
Figure 1–6
The TestBench block controls the generation of a testbench. If the ModelSim
executable (vsim.exe) is available on your path, you can load the testbench into
ModelSim and compare the results with Simulink. Input and output vectors are
generated when you use the Compare against HDL option in the Simple tab or Run
Simulink in the Advanced tab.
You can optionally launch the ModelSim GUI to visually view the ModelSim
simulation.
Enabling testbench generation may slow simulation as all input and output values are
stored to a file.
Table 1–19
On or Off
Error,
Warning,
Info
>=0
Default = 10
Value
—
—
—
—
—
shows an example with the Subsystem Builder block.
shows the TestBench block parameters.
Turn on to enable automatic testbench generation.
Click to generate HDL, run Simulink and compare the Simulink simulation
results with ModelSim.
Click to generate a VHDL testbench from the Simulink model.
Re-run the Simulink simulation.
Load the testbench into the ModelSim simulator.
Turn on to launch the ModelSim graphical user interface.
Compare the Simulink and ModelSim results.
Display ModelSim unknown values as error, warning, or info messages.
Errors display in red; warnings in blue; info in green.
Specify the maximum number of mismatches to display.
Preliminary
Description
DSP Builder Standard Blockset Libraries
1–17
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: