IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 31
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 31 of 422
- Download datasheet (6Mb)
Chapter 2: Getting Started
Creating the Amplitude Modulation Model
Add the Mux Block
Add the Random Bitstream Block
© June 2010 Altera Corporation
Table 2–4. Parameters for the SinDelay Block
6. Click OK.
7. Repeat steps
Table 2–5. Parameters for the SinIn2 Block
8. Draw a connection line from the right side of the Delay block to the left side of the
To add the Mux block, follow these steps:
1. Select the Simulink Signal Routing library in the Simulink Library Browser.
2. Drag and drop a Mux block into your design, positioning it to the right of the
3. Double-click the Mux block in your model to display the Block Parameters dialog
4. Set the Mux block parameters
Table 2–6. Parameters for the Mux Block
5. Click OK.
6. Draw a connection line from the bottom left of the Mux block to the right side of
7. Draw a connection line from the top left of the Mux block to the line between the
8. Draw a connection line from the SinIn2 block to the line between the SinIn and
To add the Random Bitstream block, follow these steps:
Parameter
Bus Type
[number of bits].[]
External Type
Parameter
Bus Type
[number of bits].[]
External Type
Parameter
Number of Inputs
Display Options
SinDelay block.
SinDelay block.
box.
the SinDelay block.
SinIn2 block.
Delay blocks.
4
to
6
for the SinIn2 block setting the parameters
Preliminary
(Table
2–6).
Value
Signed Integer
16
Inferred
Value
Signed Integer
16
Inferred
Value
2
bar
DSP Builder Standard Blockset User Guide
(Table
2–5).
2–9
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: