IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 45
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 45 of 422
- Download datasheet (6Mb)
DSP Builder Naming Conventions
© June 2010 Altera Corporation
This chapter discusses the following topics:
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
DSP Builder generates VHDL files for simulation and synthesis. When there are
blocks or ports in your model that share the same VHDL name, they are given unique
names in the VHDL to avoid name clashes. However, clock and reset ports are never
renamed, and an error issues if they do not have unique names. Avoid name clashes
on other ports, to avoid renaming of the top-level ports in the VHDL.
All DSP Builder port names must comply with the following naming conventions:
■
■
■
“DSP Builder Naming Conventions”
“Using a MATLAB Variable”
“Fixed-Point Notation”
“Bit Width Design Rule”
“Frequency Design Rules”
“Timing Semantics Between Simulink and HDL Simulation”
“Signal Compiler and TestBench Blocks”
“Hierarchical Design”
“Goto and From Block Support”
“Create Black Box and HDL Import”
“Using a MATLAB Array or .hex File to Initialize a Block”
“Comparison Utility”
“Adding Comments to Blocks”
“Adding Quartus II Constraints”
“Displaying Port Data Types”
“Displaying the Pipeline Depth”
“Updating HDL Import Blocks”
“Analyzing the Hardware Resource Usage”
“Loading Additional ModelSim Commands”
“Making Quartus II Assignments to Block Entity Names”
VHDL is not case sensitive. For example, the input port MyInput and MYINPUT is
the same VHDL entity.
Avoid using VHDL keywords for DSP Builder port names.
Do not use illegal characters. VHDL identifier names can contain only a - z, 0 - 9,
and underscore (_) characters.
Preliminary
3. Design Rules and Procedures
DSP Builder Standard Blockset User Guide
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: